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This work presents a family of Resonant Switched Capacitor (RSC) dc-dc converters
operating as both high efficiency power converter and fast-response data transmitter for
Visible Light Communications (VLC) applications. By operating under soft-switching,
the topologies allow for higher switching frequency and higher slew rate, so that the VLC
functionality can be embedded into the power stage without an auxiliary switch, which
it is a major efficiency bottleneck for higher transmission rates due to its inherent hard-
switching operation. This justify new efforts in enabling Pulse-Based Transmission (PBT)
without this additional switch. Seven fast-response resonant converters are presented in
this work, implemented with a proposed Switched Capacitor Cell and inspired on classic
DC-DC topologies (Buck, Boost, Buck-Boost, Flyback, Cuk, SEPIC and Zeta). A 10 W
prototype was built to demonstrate such feasibility, operating at a switching frequency of
500 kHz, resulting in nominal efficiency of 85% during data transmission under VPPM
scheme, achieving up to 100 kpbs for various brightness levels, over a distance up to 1 m.
Given the switching frequency conditions, this prototype is realized using GaN-FETs and
Schottky diodes.
Keywords: Resonant Switched Capacitor. Dc-dc Converters. Visible Light Communication.

RESUMO
Este trabalho apresenta uma família de conversores cc-cc Ressonantes a Capacitor
Comutado (RSC, do inglês Resonant Switched Capacitor) operando como conversor de
potência de alta eficiência e transmissor de dados de rápida resposta para aplicações em
Comunicação por Luz Visível (VLC, do inglês Visible Light Transmission). Ao operar sob
comutação suave, as topologias permitem alta frequência de comutação e alta velocidade
de resposta, tal que a funcionalidade VLC possa ser inserida no estágio de potência sem
o requerimento de um interruptor semicondutor adicional, que contribui para limitar a
eficiência para altas taxas de transmissões devido à sua inerente operação em comutação
forçada. Tal característica justifica esforços que possibilitam Transmissões Por Pulso
(PBT, do inglês Pulse-Based Transmission) que excluam a necessidade de tal semicondutor
adicional. Sete conversores ressonantes de alta velocidade de resposta são apresentados
neste trabalho, implementados com uma Célula de Capacitor Comutado e inspirados nas
clássicas topologias CC-CC (Buck, Boost, Buck-Boost, Flyback, Cuk, SEPIC e Zeta). Um
protótipo de 10 W foi construído para demonstrar a capacidade de tal conversor, operando
com frequência de comutação de 500 kHz, resultando em uma eficiência nominal de 85 %
durante transmissões de dados sobre modulação VPPM, atingindo até 100 kbps para vários
níveis de brilho e em distâncias de até 1 m. Devido às condições de frequência de operação,
a realização do protótipo se dá por transistores GaN-FETs e diodos Schottky.
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1 INTRODUCTION
The methods of light production and control had always evolved alongside human
development, as both cause and effect of it. Not occasionally, these methods can be,
in general terms, divided historically accordingly to its physical categories: man-made
light production was limited within the effect of incandescence prior to the control of
electricity around the 19th century. Electricity, however, was as much of a game changer
for lighting as it was for everything else. Not only it allowed for incandescence to be
produced through electric current, but also allowed for the effects of gas-discharge, (and
far later, electroluminescence) to become viable for light production in scale as well.
These effects are fundamentally different in the manner that light is produced.
While incandescence produces the photons through heat, and electrical lamps made use
of electric currents as heat source, the gas-discharge method uses the electric current
directly to collide electrons into neutral gases and vaporized metals forming ions, which
proceeds to create photons when returning to their previous state. The major noticeable
difference between such methods are that while the spectrum of the emitted light through
incandescence is primarily dependent on the temperature of the heated object, the emitted
light spectrum through gas-discharge depends on the gas mixture inside the bulb or tube.
This allowed for a better light performance, with emissions being widespread throughout
the light spectrum.
Structurally, however, electrical incandescent and gas-discharge lamps also had
much in common. An incandescent lamp, despite presenting a solid wire as the heating
element, demanded an enclosure of inert gaseous material/vacuum that stopped it from
its complete burn out. At the same time, gas-discharge lamps presented the light source
element itself in gaseous form, where several different elements could be used given the
application. For instance, sodium lamps are commonly used for street lighting, variating
in high- and low-pressure forms. In the meantime, mercury vapor can be used to create
an ultraviolet light, which can be further transformed into the visible spectrum given
proper coating at the lamp walls. Mercury-based lamps are used for both outdoor and
street lighting through mercury-vapor lamps and in lower power for indoor application as
fluorescent lamps.
The similarities between electrical lamps throughout the 20th century (incandescent
and gas-discharge) is of great relevance for the understanding of the lighting revolution
that is currently undergoing throughout the first decades of the 21st century. Mainly
because this revolution is occurring through the so-called solid-state lighting (SSL), that
uses properly-enriched semiconductors in order to achieve electroluminescence and thus, for
the first time, excludes the necessity of a gaseous/vacuum chamber in electric lamps, giving
place to the Light-Emmiting Diodes (LEDs) instead. Unlike previous light production
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methods, electroluminescence uses electrons to produce light directly through differences
in their energy levels, and thus the spectrum of the emitted light is defined by the
bandgap of the excited material. This section introduces advancements in LEDs through
its characteristics and advantages.
1.1 ON LED LIGHTING
Solid-state lamps present several advantages when compared to its traditional
gaseous competitors. Its reduced use of toxic elements and heavy metals present technolo-
gies with much simpler waste disposal requirements, and its inherent solid-state components
represents an easier containment for possible harmful elements. For instance, indoor lamps
for domestic use have transitioned in previous years from incandescent lamps to fluorescent
lamps, which contain a certain amount of mercury that can be easily dispersed in the
environment. Such environmental concern is not present in LEDs.
Another clear advantage presented by solid-state elements lies in its robustness,
and therefore, lifespan. While gaseous chambers and filaments can be fragile (susceptible
to break or burn-out), LEDs can present enough sturdiness to resist higher degrees of
impact and physical stress. Added to its higher efficiency, the lamp’s lifespan represents
a much bigger return in the investment, increasing the viability of LEDs. Finally, such
lamps present a very direct relation between current and radiance, meaning that light
emitted is more easily predicted given the known applied electric power. This advantage
is highlighted by increased possibilities in control, such as dimming.
This revolution, however, was only possible due to the advent of the blue LED,
developed in 1990s. Until such time, LED lighting was not feasible not only by its power
limitations but also due to the impossibility of synthesizing white light, which is essential
for achieving good lighting performance.
Given the development of the blue LED, the synthesis of white light is present in
LED lamps through two commercially available alternatives based on superposition of light
rays. The first realization is by means of RGB lamps, in which the sum of red-green-blue
emissions at the right ratio results in white light. The alternative uses phosphor-based
devices, in which a blue LED is enclosed by a phosphor layer that, in contact with the
blue light, goes through a photoluminescent phenomenon that re-emits part of such light
as yellow. When added to the original blue light from the LED, the resulted emission
is perceived as white. The contrast between white light production is summarized in its
broader mechanisms in Figure 1.
The availability of white light as a product of solid-state electroluminescence
completely changed the market of illumination and continues to do so, by challenging
non-SSL technologies in financial viability owing to extended lifespan and higher efficiency.
The Department of Energy of the United States predicts that LED technology will represent
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those lenses, The U.S. Department of Energy additionally predicts an exponential growth
of connected LED devices in the next years for the different sectors lighting devices are
applied, as shown in Figure 3.















































































Source: Adapted from Office of Energy Efficiency & Re-
newable Energy (2019).
1.2 VISIBLE LIGHT COMMUNICATION SYSTEMS
Over the last years Light-Emitting Diode (LED) technology has been steadily
increasing its market penetration by excelling over conventional lighting methods in energy
consumption and lifespan, becoming a more viable alternative as production costs falls.
More recently, such technology has not only become a major contender in financial viability
but it is also presenting new applications for light emission. In these vanguard fields,
applications in communications have been showing a promising prospect for widening
wireless bandwidth, previously contained mostly in the Radio Frequency spectrum. By
making use of this so far underused spectrum comprised in Visible Light for Communication
(hence the common abbreviation VLC) a form of relief for the overgrowing congestion on
RF spectrum as technologies become increasingly connected (CISCO SYSTEMS, 2019) is
expected.
For instance, as shown in Figure 4, the overgrowing trend of connectivity is not
limited by the number of connected devices but is also most prominent in some specific
applications. Machine-to-machine (M2M) communication is a unique case that should
represent over half (51 %) of all connected devices by 2022 (as oppose to 34 % in 2017).
This kind of application, substantially expanded due to the use of Internet of Things (IoT),
comprises several domestic and commercial technologies such as video surveillance and





by opening a singular capacity of simplified light dimming through pulse width variation,
which allows for direct light level modulation. Considering this addition of dimming to
the VLC modulation, the IEEE standard 802.15.7 (IEEE STANDARDS, 2019) describes
three modulation schemes to implement data transmission at different light levels, On-
Off-Keying (OOK), Variable Pulse Position Modulation (VPPM) and Color-shift Keying
(CSK), characterized as the physical layer (PHY) of the VLC system. Each of the three
physical layers describes the application and expected data rate. While layers PHY I and
II both allow for OOK and VPPM modulations and differentiate among them in frequency
range, PHY III exclusively comprises CSK modulation for high data-rate applications.
Since CSK requires RGB LEDs and multiple light detectors, it is beyond the scope of this
work, which aims at high-brightness white LEDs (HB-LEDs) that are usually comprised
by a single blue LED covered with a yellow phosphor layer. Therefore, such modulation
will not be covered in this paper.
The IEEE standard 802.15.7 describes the On-Off-Keying modulation by the
differentiation between bits ‘0’ and ‘1’ through the pulse-width, where a pulse with larger
width represents logical high and a smaller width represents logical low. This modulation
is the most straightforward yet it introduces the problem of different transmitted bits
presenting different average values. In practice, this means that depending on the signal
transmitted and the amounts of ‘0’s and ‘1’s the overall brightness of the LED can vary, and
in order to achieve the precise required dimming, a compensation pulse with variable width
will be required. Invariably, this modulation limits the transmitted data rate according to
the data itself, which is not optimal.
The VPPM method, on the other hand, skips this problem by differentiating ‘0’
and ‘1’ bits not by pulse width, but by location of the pulse inside the signal period. This
means that given a constant transmission rate at a given frequency, ‘0’ is perceived by
the receptor whenever the pulse is located at the beginning of the signal period, while the
bit ‘1’ is perceived by the receptor whenever the pulse is located at the end of the period.
This method maintains the average of the signal constant each period despite whatever
bit is being sent, maintaining the light output constant. Furthermore, light dimming can
be achieved by altering the pulse width of the transmitting signal without affecting the
bit transferred. As a result, the signal transmitted by the LED, and therefore the current
it receives, can be described not as a sum of a dc level with an ac level as implied by (1.1),
but rather, a specific kind of a pulse-width modulated (PWM) signal where the width of a
pulse depends purely on the desired level of average light, while the location of the pulse
inside the transmission period carries information.
The operations of these main PBT modulations are highlighted in Figure 7, which
shows that the OOK strategy demands a compensation symbol (CS) for ensuring the
desired lighting level. It is worth noting that the dc level does not need to be supplied by














Aiming in producing fast-response converters for VLC applications as alternative
to the current method of additional switch, a new family of resonant switched-capacitor
converters is proposed, based on the switched-capacitor cell and on the classic topologies
of dc-dc converters. As these RSC converters (as well as the classic ones) can be divided
in lower and higher order given the number of energy-storing elements, so they will be
divided by their mathematical descriptions. Doing so, it will be possible to comprise rules
and general step-by-step analysis mechanisms that can be used according to the order
of the converter. Such rules are described in Chapter 2, and used to present extended
analysis to the RSC buck converter and briefer analysis of the other converters. Detailed
descriptions of the remaining converters are left for Appendix A.
In Chapter 3, a VLC design guideline will be shown, explicitly conditioning the
design of RSC buck converter as a transmitter for such application as an example. In
the same section, the overall set up of the experiment is described, including the receiver.
Chapter 4 will discuss the results of the several measurements performed.
Finally, Chapter 5 will present conclusions over the achieved results.
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2 MATHEMATICAL ANALYSIS ROUTINE FOR RSC DC-DC CON-
VERTERS AND BUCK RSC ANALYSIS EXAMPLE
The traditional DC-DC converters can be divided in two groups regarding the order
of the converter, which is related to the amount of energy storing elements they posses.
Each energy storing element is associated with a state in the converter analysis, and the
number of states defines the order of the converter. For instance, the traditional buck,
boost and buck-boost converters are second-order circuits, presenting one magnetizing
element and an output capacitor. Ćuk, SEPIC and Zeta converters are fourth-order
converter due to one additional magnetizing element and one input capacitor C1.
On the same note, a similar division can be drawn to the analyzed RSC converters,
where the switched capacitor present at the switched capacitor cell adds the order of each
converter in one state. This division is useful as the analysis of the circuits in each group
share many similarities, allowing general guidelines to be suggested.
2.1 LOWER-ORDER RSC CONVERTERS
The Lower-Order RSC converter are the analogous versions of the classic buck,
boost, and buck-boost converters, with the latter having a traditionally isolated variant,
the flyback converter, that can also be adapted in RSC form. These converters present
a single magnetic component, and ZCS is achieved by operating in DCM mode. The
switched capacitor Cs and the inductance L from the magnetic component form a resonant






In order to simplify the analysis, the output node will be considered as constant-
voltage. This assumption is drawn based on two main factors: a) the load will be considered
an LED with negligible series resistance rd, such that the output voltage remains constant
at Vo ≈ Vth and b) the output capacitance Co will be considered high enough in order
to maintain the resonant frequency, with respect to the output capacitor Co, at a low
enough value such that it can be neglected in the resonant process. The static voltage
gain G of the converter is then defined as G = Vo/Vin. At Chapter 4, however, the output
capacitor’s dynamics will be considered in order to calculate rise and fall times of the LED
current considering PBT modulation.
The operation of each RSC converter can be divided into six basic stages, where
only stages 1 and 4 contain simultaneously the switched capacitor Cs and inductor L,
making them the resonant stages. Stages 2 and 5 are the free-wheeling stages, where two
diodes are kept conducting due to the magnetized inductor. Stages 3 and 6 are zero energy
stages, where the states of the circuit remain unchanged:
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a) Charging of the switched capacitor Cs up until forward biasing of diode D2;
b) Closed loop through diodes allow discharge of remnant inductor energy;
c) Off-time of null inductor current;
d) State change in both active switches, allowing discharge of switched capacitor
Cs down to forward biasing diode D1;
e) Closed loop through diodes allow discharge of remnant inductor energy;
f) Off-time of null inductor current.
Every stage begins and ends with the switched capacitor Cs either fully charged to
a certain plateau voltage or fully discharged. Therefore, in order to begin the operational
analysis, the initial conditions for the stages must be found and hence the voltages across
the switched capacitor Cs while fully charged and discharged must be determined. It
is then necessary to calculate the voltage at the switched capacitor capable of forward
biasing the blocking diodes in stages 1 and 3 which results in the maximum and minimum
voltages at the switched capacitor respectively.
Once the initial conditions are known, differential equations are found describing
switched capacitor voltage VCs and inductor current IL, being then simplified through
direct and inverse Laplace Transforms. The results are time-domain equations describing
the state of the circuit in each stage.
Given such equations, several variables of interest can be found, including the time
duration of each stage and average values of inductor and output current, as well as output
power. Such relations will allow the future design of the converter for required loads. Thus,
the analysis of RSC converter of lower order follows the according sequence:
a) Analysis of the resonant capacitor voltage;
b) Analysis of each of the six operating stages;
c) Analysis of time delay between stages;
d) Analysis of average inductor current;
e) Analysis of average output current;




Through the loop and node equations, the current and voltages at the semiconduc-
tors are determined and summarized in Table 1.
Table 1 – Semiconductor Conditions for RSC buck: stage 1.
State Voltages Currents
S1 Conducting vS1 = 0 iS1 = iL(t)
S2 Blocking vS2 = vCs(t) iS2 = 0
D1 Conducting vD1 = 0 iD1 = iL(t)
D2 Blocking vD2 = Vin − vCs(t) iD2 = 0
Source: Author (2020).
The node and loop equations for this stage are described in (2.6) and (2.7).
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L−→ s Cs VCs(s) = IL(s) (2.7)













Applying the inverse Laplace transform, the capacitor voltage on the first stage is
defined at the time domain by
vCs(t) = (Vin − Vo) (1 − cos(t ω0)) (2.9)
On the other hand, isolating the inductor current from the (2.6) and (2.7) yields
IL(s) = Cs (Vin − Vo)
1
Cs L s2 + 1




And finally, the inverse Laplace transforms gives the inductor current at the time
domain as
iL(t) = Cs ω0 (Vin − Vo) sin(t ω0) (2.11)
The resulted waveforms described are shown in Figure 23.
When the capacitor reaches sufficient voltage to forward bias the diode D2 the
remaining energy on the inductor forces a current through the passive semiconductors, by
the closed path highlighted in Figure 24. Once the diode D2 starts and keeps conducting










The result is given by (2.38):
IL t1 = Cs Vin ω0
√
1 − 2G. (2.38)
In order to ensure the DCM operation the voltage static gain must respect the





2.2.3.2 Stages 2 and 5
The second stage is characterized by the discharge of the remnant energy on the
inductors. From (2.16) and (2.38) it is known that
iL(t2) = IL(t1) −
Vo
L
∆t2 = Cs Vin ω0
√
1 − 2G −
Vo
L
∆t2 = 0. (2.40)
Isolating the time duration of the stage two, its value can be found by




1 − 2G. (2.41)
2.2.3.3 Requirement for DCM
In order to ensure DCM operation, stage 2 must end before the half period of
the switching frequency, granting the current to reach zero value. Thus, the following
requirement must be noted:




















Solving for the resonant frequency gives














2.2.4 Average Inductor Current
The average inductor current is found by integrating the current waveform over a
switching cycle. Once the current repeats its exact behavior for half a cycle, the integration













Substituting current waveforms yields














Solving the equation above and making use of the relations given by (2.36), (2.38)
and (2.41), the average inductor current can be simplified as (2.47):




2.2.5 Average Output Current
For the buck converter, the output current is the same as the inductor current.
Therefore, the output current is given by (2.48):





Using the output current equation, the output power can be found by




Using the static gain definition stated as Vo = G Vin the output power is given by
Po = Cs fs V
2
in. (2.50)






2.2.7 Theoretical Waveforms and Simulated Results
In order to verify the theoretical analysis a simulation can be made, comparing its
result with the theoretical waveform. The load and converter values used in the simulation
are highlighted in Table 7.
Table 7 – RSC boost simulation values for (a) load and (b) converter.
LED Load
Dynamic Resistance rd 6.16 Ω
Threshold Voltage Vt 17.24 V
Nominal Current Is 0.5 A
output power PL 10 W
(a)
Source and Converter values
Input Voltage Vin 48 V
Output Voltage Vo 20.662 V
Switching Frequency fs 500 kHz
Output Capacitance Co 68 nF
Switched Capacitance Cs 9.9 nF










Figure 44 – Static gain limitations regarding turns-
ratio ‘a’ for the flyback RSC converter.
















2.4 HIGHER-ORDER RSC CONVERTERS
The Higher-Order RSC converter are the analogous versions of the classic Ćuk,
SEPIC, and Zeta converters. These converters present in their classic form two inductors
(L1 and L2) and an input capacitor C1 as reactive elements, besides the previously discussed
output capacitor Co. ZCS is achieved by operating in DCM mode, which in contrast to the
lower-order converters, do not imply in null inductor current. Rather, DCM is characterized
by the condition where both inductor currents reach opposite values, achieving mutual
cancellation. For these classic higher-order converters, DCM mode can be described by
the diode current reaching zero, since it represents the sum of both inductor’s currents. A
similar assumption can be made for the RSC converters by defining an equivalent diode
current id(t) as id(t) = iL1(t) + iL2(t). It is important to note that this current is not a
representation of neither the currents on the diodes of the switched capacitor cell, but a
mathematical construct used to better define DCM mode and the different stages.
Regarding the input capacitor C1, the use of a high enough value of capacitance
allows for a simplification of constant voltage that excludes this additional state from the
model. This simplification is important in order to reduce the complexity of these circuits
without affecting the accuracy of the model. Due to this consideration, the voltage at the
input capacitor C1 must be determined prior to the circuit analysis. Lastly, the resonant






Where the equivalent inductor Le is defined by the association between inductors






The operation of the RSC converter can be divided in six basic stages:
a) Charging of the switched capacitor Cs up until forward biasing of diode D2;
b) Closed loop through diodes allows the demagnetizing of the inductors down to
mutual current cancellation;
c) Off-time of null equivalent diode current id;
d) State change in both active switches, allowing discharge of switched capacitor
Cs down to forward biasing diode D1;
e) Closed loop through diodes allows the demagnetizing of the inductors down to
mutual current cancellation;
f) Off-time of null equivalent diode current id.
As can be seen, each stage begins with the capacitor either at its maximum or
minimum values, which is determined by the reverse biased diodes in stages 1 and 4.
Thus, similarly to the lower-order RSC converters, the analysis of the higher-order RSC
converters also demands firstly the analysis of the voltage loops between switched capacitor
Cs and reverse biased diodes in stages 1 and 3, allowing then the initial conditions of the
converter to be met. However, in order to complete such analysis, it is important to prior
determine the constant voltage at the input capacitor C1.
By knowing the initial conditions, it is possible to mathematically describe the
state equations of the circuits VCs, IL1 and IL2 in the time domain by making use of direct
and inverse Laplace Transforms. The resulted description is required for the study and
design of such converters. In summation, the analysis of the higher-order RSC converters
follows the according sequence:
a) Analysis of the input capacitor voltage;
b) Analysis of the resonant capacitor voltage;
c) Analysis of each of the six operating stages;
d) Analysis of time delay between stages;
e) Analysis of Average Equivalent Diode Current;
f) DCM Current Offset;
g) Analysis of average output current;
h) Analysis of output power.
The relations of power, frequency, inductance and capacitance derived for the higher
order RSC converter follows roughly the same form of the lower-order RSC converters,
meaning that the additional elements must be designed in accordance with different pa-
rameters. This element sizing can be performed in several different ways. Two alternatives
for inductance design are discussed in this section, as well as an example of input capacitor
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such sum, relating to the diode current that characterizes DCM operation in the classic
higher-order converters.
Similarly to the lower-order converters, the higher-order converters continuously
charge and discharge the switched capacitor, with the minimum and maximum voltage
values depending on each topology. In all three cases, the absolute voltage variation is the
same as the one of the buck-boost converter (∆VCs = Vin + Vo). Again as the buck-boost
converter, the higher-order converters are unable to operate in step-up mode, unlike their
classic versions, being limited to step-down operation.
The state plane for each converter can be seen on Figure 48. For the converters
were the output loop is isolated from the circuit through an inductor (Ćuk and Zeta),
the effects of the non-ideal output loop are stopped from affecting the circuit, and the
simulated converter follows the theoretical prediction exactly. For the SEPIC converter,
where the output loop is connected directly through the switching cell, the effects of the
output loop can be perceived as seen in the lower-order converters.
Figure 48 – State Plan for the (a) RSC Ćuk converter (b) RSC SEPIC converter and (c)
RSC Zeta converter.



























































Source: Author (2020). .
2.4.2 Inductances
While the equivalent inductance Le is locked by the resonance frequency and
capacitance, there is certain flexibility for the choice of the individual inductor. This is
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because there are infinite different combinations of L1 and L2 inductances that can yield
the same equivalent inductance Le. Furthermore, the inductor size can be determined by
a couple of different methods that can be chosen due to given application.
2.4.2.1 Current Variation
For applications in which the maximum current variation for a given inductor must
be set, the equation for the inductor current can be used with the assumption of maximum
current. For instance, using (A.186), (A.272) or (A.357) and assuming the time instant t
that yields maximum current, the current variation and be described as




An equivalent equation can be found for the second inductor, as the design can
be made considering whichever inductor current must be limited in terms of maximum
variation. For instance, the RSC Ćuk converter presents inductors in both input and
output, and depending on the application, limiting current variation in either (or both)
input and output is imperative.
The remaining inductance is then sized by the Le definition described in (2.53),
which does imply in a trade-off in terms of current variation between both inductors.
2.4.2.2 Minimum DCM Current Offset
An alternative method for sizing the inductances can be derived from the requisite
of minimizing the constant current on the inductors during stage three. Using the relation
found by (A.246), (A.332) or (A.417) it can be noted that null DCM current can be
achieved when
G L1 − L2 = 0 → L2 = G L1. (2.55)
Applying such relation at the definition of Le introduced in (2.53) the inductance






The calculation presented considered that the input capacitor C1 does not affect
the high-frequency behavior of the converter. The presence of the capacitor does however
create a low-frequency behavior which will only not affect the high-frequency behavior by
a large band separation between each resonant frequency. Mathematically, this restriction
can be written as
ωo  ωlow freq. (2.57)
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While the high-frequency behavior is set by the switched capacitor which is con-
nected in parallel with inductances L1 and L2, the low frequency behavior is related to
the input capacitor, which is connected in series with the same inductors. Finding the





C1 (L1 + L2)
. (2.58)
By isolating capacitor C1 and considering a band factor ωband equivalent to the





Where the greater value of ωband the more accurate the high-frequency behavior
will be due to the high attenuation of the low-frequency behavior.
2.5 PARTIAL CONCLUSIONS
In hindsight, having the mathematical analysis of the seven converters in question
allows for brief comparisons. The summary of the main characteristics for each converter
is presented in Table 8. A few characteristics must be highlighted.
First, the RSC converters can be differentiated by its static gain, with the RSC
boost converter being the single one out able to achieve step-up mode, unlike other
converters of its family. In the other hand, this static gain shows a limitation not present
on the conventional buck converter at Vo/Vin ≤ 2, which can significantly compromise its
application.
For the remaining RSC converters, it must be noted that step-up mode is impossible
even for the topologies that allows such mode in its conventional form. However, such
topologies still differentiate themselves from the RSC buck converter in their range of
static gain, where the latter is limited at Vo/Vin ≤ 0.5.
It is also imperative to note that the RSC flyback converter, due to inherent
limitations in the turns-ratio of the transformer, is still unable to achieve step-up mode.
Furthermore, this converter imperatively loses its isolated characteristic present in its
conventional form due to the addition of the switched capacitor Cs. In summation, the
attractiveness of the conventional flyback converter is severely damaged, if not completely
lost, in its switched capacitor form.
The RSC buck-boost type, although still unable to present step-up operation,
remains with its clear similarities with the higher-order converters of its switched capacitor
family, presenting same average inductor current, output current and output power, given
the same converter design. The differentiation remains in its simplicity and number of
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components, specially in regards to the Ćuk converter, where even switched capacitor
minimum and maximum voltages remains the same.
The last remaining RSC converters, SEPIC and Zeta, are both of higher order, and
differentiation remains on the minimum and maximum voltages at the switched capacitor.
Equally, these converter differentiate themselves and between the Cuk converter by the
voltage required at the input capacitor C1.
Finally, presenting many similar characteristics, it is important to note that the
RSC converters will, at most cases, shadow themselves into the same applications, and the
optimal design will depend on the advantages of inductor placement and input capacitor
availability.
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Table 8 – Summarized main characteristics of RSC converters.
Static Gain Capacitor Voltages Current and Power Semiconductor Stress
Gmin Gmax vCs min vCs max vC1 IL avg Io avg Po Id max Is max Vd max Vs max
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3 VLC-DRIVEN DESIGN AND EXPERIMENTAL SETUP
As previously mentioned in Chapter 1, several alternatives have been proposed for
VLC implementation. Mostly, the straightforward strategy for both carrier-based (single
or multi) and pulse-base transmissions is to embed both required functions (lighting and
data transfer) into a single fast-response power converter. These solutions are, however,
complex.
Alternatively, it is possible to separate the data transfer functionality into a single
low-power linear amplifier that can operate at higher speeds. The LED biasing is then
achieved through a slow-response power converter, responsible for the lighting aspect of the
lamp. This strategy presents circuits with lower complexity than the single fast-response
power converter, albeit the system is not significantly simplified since it requires multiple
circuits.
Through some PBT techniques, however, it is possible to bypass this high-complexity
circuits by taking advantage of the inherent dc level contained in pulsed currents, such
as those obtained by pulse-width modulation. This property allows for the blending of
both lighting and data transfer function into a unique high-power, variable width pulsed
signal. Achieving such signal demands circuits with significant lower complexity, as has
been shown in literature. Adequate transmission performance can be achieved simply
through a slow-response power converter and an auxiliary output switch.
With this proposition, the slow-response power converter is responsible for energy
processing, keeping the output capacitor charged at required voltage. Meanwhile, the
auxiliary output switch is responsible for determining the instants where this energy is
allowed to be transferred to the LED, creating a high-frequency pulsed signal accordingly
for the data transferred. Furthermore, the width of the pulsed signal determines the
average light level. So not only this strategy is simpler in terms of electronics, it is also
simpler in terms of light modulation, as a low-power single signal is responsible for both
dimming and data transfer functions.
Good performance has already been shown in the literature with the auxiliary VLC
switch for dual-purpose converters. For instance, a resonant LLC converter is proposed by
Zhao, Xu e Trescases (2014), achieving high efficiency (> 90%) for a 80 W LED lamp, with
a transmission rate of up to 47 kbps. In the meantime, Modepalli e Parsa (2015) studies a
smaller load (≈ 5.8 W ) over a higher transmission rate of 2 Mbps controlled by an ac buck
converter. The result is a lower efficiency of 83% (at 80% brightness), with the auxiliary
switch comprising nearly 15% of that losses. At the same transmission rate (2 Mbps),
Modepalli e Parsa (2017) shows a ≈ 9.5 W buck-boost-buck converter operating with
around 80% efficiency (at brightness of 80%). Finally, Salmento et al. (2019) achives an
efficiency of 92% at 80% brightness, with a 20 W prototype at different types of modulation,
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reaching up to 1.1 Mbps. This result is achieved with a buck-boost converter, proposing a
new modulating scheme (all the other aforementioned papers operate in VPPM).
Most importantly, Salmento et al. (2019) displays theoretical and experimental data
of the switching losses at the auxiliary switch for different transmission rates, highlighting
the most important problem with the auxiliary VLC solution: the inherent inverse relation
between efficiency and transmission rate. As the auxiliary switch must supply and stop
energy to be transferred to the LED at high speeds, it will invariably operate in hard
switching. This is a significant problem not only as data transfer rate tends to increase
(thus increasing its switching frequency) but also as the light sources tend to increase in
power.
Foremost, by eliminating the sum of a dc level and leaving solely to the data
signal, the converter inevitably forces a high stress to the LED due to the constant on-off
switching. Regardless, it is important to notice that this high-stress does not translate to
harmful ripples levels (flickering) once the operating frequency is far beyond the perceived
by the human eye.
On the long run, although the strategy of the auxiliary switch has been proven to
be effective, presenting invariably drawbacks in efficiency with both increase of power and
switching frequency is not the optimal characteristics for a device that should perform
both power and data processing. As such, optimally, a converter of fast response capable of
complete power-up/shut-down at high frequencies is a desirable approach to the synthesis
of the high-power data signal demanded by the PBT techniques.
In order to operate in high speed turn-on and -off, such converter would, as a
requirement, present high efficiency at high frequencies. With all the semiconductors
operating under constant ZCS due to the DCM operation and still presenting ZVS in half
the switching instants, the resonant switched-capacitor converters presented in Sections
2.1 and 2.4 are adequate candidates for such function.
This chapter describes both the theoretical design and practical prototyping of a
VLC transmitter focused on the RSC buck-type converter described in Section 2.1. Through
DCM operation, the inductance value of the magnetizing element falls considerably,
resulting in higher current slew rate. Additionally, by allowing efficient high-frequency
operation through soft switching, such converter allows for fast dynamic response, adding
to a reliable burst-mode, and thus nullifying the need of an auxiliary switch. VPPM is the
chosen modulation scheme given its simplicity of not requiring a compensation symbol.
3.1 TURN-ON AND TURN-OFF DYNAMICS
With the absence of a VLC switch, the output loop will always form a closed path
for circulating current, allowing for the discharge of the output capacitor Co. In steady
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state, this should not be a problem once stages 3 and 6 are ideally much shorter than
their predecessors in order to ensure smallest inductor current peaks. However, for VLC
applications employing burst-mode operation, this outer loop must be taken into account,
once the required off-times of the burst mode will lead to possible significant discharge of
the output capacitor Co. As a result, the pulses will suffer delays during both turn on
and turn off, which can affect how the signal is interpreted in the receptor if not properly
taken into account.
3.1.1 Turn-off/Shut-down behavior
The turn off of the converter will ideally occur alongside stage 6, assuming DCM
operation for maximum efficiency. The output active loop is composed by the output
capacitor Co and the LED. The current waveform during turn off is found through (3.1).
io(t)off = Io nom e
−t/τo (3.1)
Where τo is defined as described through (3.2).
τo = rd Co (3.2)
Considering t = tfall where current falls to an arbitrary factor kf of the output
average current (io(tfall) = kf Io nom), the time delay can be found through
tfall = τo ln(k
−1
f ), (3.3)
Where kf can be defined by the designer accordingly to what is considered off state.
For instance, a kf = 0.1 means that fall-time is defined as when the output current reaches
10% of the nominal value Io nom.
3.1.2 Turn-on/Power-up behavior
Equivalently, the turn on dynamics will occur during stage 1, where the analyzed
current path contains the switched capacitor Cs and the inductor in parallel to the output
loop. The initial output voltage for this loop must also be considered as the minimum
capacitor voltage, i.e., the LED threshold voltage Vt. The description of the current









sin(ωo t) + τo ωo(e−t/τo − cos(ωo t))
(3.4)





3.2.1 Data Transmission and Power Requirements
The average value of the inductor current, presented in (3.6), can be calculated by
means of its waveforms shown in previous section. This result can be used together with
the definition of the average output power Po = Vo Io to yield (3.7). This equation relates
the equivalence between output power, switched capacitor’s capacitance Cs and switching
frequency.




Po = Cs fs V
2
in (3.7)
Since the output power is predetermined by load and capacitance values must follow
commercial availability, the frequency is used as the main independent design variable.
Once a finite integer number of high-frequency pulses are allowed in data period, the
transmission rate fd is a multiple of the switching frequency fs. Thus, as can be seen, the
process of choosing data transmission rate is tied to the load power and the design must
be made iterative, rather than in closed form. This first part of the design process can be
divided as follows.
3.2.2 Step 1 - VLC Dimming Resolution vs. Transmission Rate trade-off
The ratio between data frequency and converter switching frequency gives an integer
value that represents the amount of high-frequency pulses fitting in a single data period.
This factor represents the inverse of the dimming resolution (∆dim = fd/fs) achieved by
the transmitter while still preserving DCM.
A dimming resolution of up to 20 % was chosen, making it possible to transmit
data at a rate of 1/5 of the switching frequency. With switching frequency reaching up
to 500 kHz, a transmission rate of 100kbps is expected. However, it is also possible to
improve dimming resolution (i.e., reduce its value) with a data transmission rate trade-off,
such that transmissions of 50kpbs are possible for intermediate brightness levels intervals
of 10 %.
Figure 50 displays a VPPM modulation example for the 20 % dimming resolution.
As can be seen, both 60 % and 40 % brightness levels work as expected, where at 50 %
a bit asymmetry can be seen. At these half resolutions, dimming can be achieved by
‘transmitting’ a signal with equal numbers of ‘0’s and ‘1’s, but realistic data transmission
cannot be performed due to the possibility of flicker. Additionally, an integer number of
switching cycles inside a data period is required for the proper operation of the circuit,
once neither charge or discharge of the energy-storing elements can be stopped by the
active switches within one switching cycle.
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acceptable capacitance value through commercial capacitor arrangements, the design can
be proceeded.
3.2.5 Step 4 - Output Capacitor Selection
The selection of the output capacitor Co will directly affect the fall-time of the
VPPM modulation, which should be observed according to (3.1). The worst-case scenario
occurs while sending the two subsequent high bits ’1’s during minimum dimming, where a
larger fall-time of the first bit could cause the erroneous detection of the second bit as a
zero. During minimum dimming, a delay of one switching period is expected between the
ending of stage 6 of the first bit and the beginning of stage 1 for the second. Therefore, it
is reasonable to expect a detector that samples around the data period edge at a distance
of half a switching cycle, which would be an appropriate delay time for the converter to
turn off. Additionally, by having the fall-time to be a fraction of the worst-case distance
between two pulses assures complete discharge of the output capacitor Co down to the
LED threshold voltage before the next pulse rise, as expected in the analysis section. With
that assumption, the output capacitor Co can be chosen by selecting the capacitance value
that causes the current to reach a factor kf of its nominal value at the required time. This







However, the output capacitance Co will also directly affect the output voltage
and current high-frequency ripples, such that blindly selecting a capacitor for a given
fall-time without considering these effects can be detrimental to the LED’s photometrical
performance. In order to calculate the output voltage ripple, it is required an integration
of the output capacitor current waveform in order to estimate charge accumulation at the




[iL stage1(t) − IL ] dt +
∫ tb
t1
[iL stage2(t) − IL ] dt (3.11)
Where ta and tb are the crossing points where the output capacitor current waveform



































1 − 2 G
ωo G
(3.12)
As can be seen, a value for resonant frequency ωo is required for these calculations,
which cannot be determined once the inductor was not selected at that point. However,
it will be desired to select an inductance value such that the converter operates near
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the DCM limits in order to reduce the maximum current peak value. Therefore, a fair
estimation is to use the limit resonant frequency value given in (2.44).
Once the output capacitor Co charge has been calculated, the LED current ripple





The relation between output capacitor Co, current ripple ∆Io and fall-time are
graphically shown in Figure 51. The time delay is calculated considering the time that
the voltage reaches kf = 0.1 times its nominal value. As can be seen, smaller values
of capacitance lead to shorter fall-times, at the cost of increased current ripple. Using
the parameter of tfall as half the switching period and choosing the next commercially
available capacitor (Co = 68 nF ) lead to a current ripple of ∆Io = 361mA with a fall-time
of tfall = 964 ns.
Choosing the next commercially available capacitor assures that the output current
ripple is at its minimum, allowing the converter to operate according to the assumption
made in the analysis section of nearly-constant output voltage. For instance, with
the current variation found, the output voltage variation can be calculated through
∆Vo = ∆Io rd, which yields around 2.18 V or a 11 % variation relative to the nominal
voltage. Furthermore, it can be seen that the choice of maximum possible capacitance
also increases the robustness of the system by stopping the output current ripple to be
too significant to the point of crossing the light flux threshold that would indicate an
erroneous pulse absence at the receptor. Otherwise, it would be required of the receptor
to filter out short valley pulses.
Figure 51 – Output capacitor Co influence in tfall and ∆Io.


































It is important to remember that although the output current ripple seems to be
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excessive (around 65 % of the nominal current), the light modulation standard for this
order of frequency is rather broad (IEEE STANDARDS, 2015). For instance, a light
modulation of 100 % is allowed by around 1.2 kHz, enabling the PBT modulations with
embedded dimming for higher frequencies. For instance, in this example VPPM is achieved
at fd = 100 kHz and fd = 50 kHz, far above the limit. Around the switching frequency of
fs = 500 kHz, not only the limit would be higher, but also the light modulation would
be smaller, meaning that for the output capacitor Co itself, a design focused on response
time is adequate.
3.2.6 Step 5 - Inductor Selection
The inductance selection must be trifold: it must consider the inductor effects on
the rising time, on the inductor current ripple and must be limited to a maximum value
in order to assure DCM operation.
Once again, these relations can be displayed graphically. In order to describe the
effect of the inductance at the rising time, the calculation provided in (3.4) must be solved
numerically for trise such that io(trise) = kr Io. This relation shows that the rising time is
affected by every single reactive element in the circuit. However, once both capacitors
are more closely related to different variables, it is desired to considered them constants,
while inductance value can be chosen in order to tune rise time.
In the meantime, the relation between inductance and peak inductor current can
be found at time instant t where current value in (2.11) reaches maximum value. This





(Vin − Vt). (3.14)
Finally, the maximum limit of inductance is described according to the definition




→ Lmax = 9.31 µH. (3.15)
The comparison between the three relations are displayed in Figure 52, where the
rise time is calculated as the delay it takes the current to reach kr = 0.9 times the nominal
current. As can be seen, the calculation of rise time fails for smaller ranges, but is still
valid for a significant range. Nevertheless, it can be seen that just by the DCM limitation,
the choice of the inductor already produces a rise time significantly smaller than fall-times
and should not produce any sampling problem even in worst case scenario. Finally, the
inductor of choice is L = 8.2µ H, the next commercially available inductor smaller than
the DCM limit (3.15). The rise time expected is trise = 484 ns whereas the inductor peak
current is ∆IL = 0.968 A.
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Figure 52 – Inductor influence in trise and ∆IL.






































The results of the design process are summarized in Table 10. A simulation is used
to validate the design process according to the expected values of current and switching
times.
Table 10 – RSC buck converter design.
Source and Load
Input Voltage Vin 48 V
Output Voltage Vo 20.662 V
Output Current Is 0.552 A
Output Power Po 11.405 W
Switching Frequency fs 500 kHz
Source: Author (2020).
The simulation result is plotted in Figure 53. The average LED current was
numerically calculated between a integer amount of of cycles discounting the first, as
to guarantee steady state. The value found was Io nom = 0.5457 A. Using the arbitrary
kf = 0.1 and kr = 0.9 factors it was calculates the thresholds of the switching times,
enabling measurement of tfall and trise respectively.
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The relevant values for the design process are summed in Table 11. As can be seen,
the design resulted in desired operation of the converter, with the calculations yielding
accurate results.
Table 11 – Simulated validation of RSC buck converter design.
Switching times: Simulated Expected
Rise Time tr 440.0 ns 484.3 ns
Fall Time tf 955.0 ns 964.5 ns
Current Variations: Simulated Expected
Inductor Peak Current ∆IL 0.970 A 0.968 A
LED Current Ripple ∆Iled 0.351 A 0.361 A
Source: Author (2020).
3.3.1 Receiver
The receiver is composed by a BPW34 photodiode and dual operational amplifier
OPA2354 which implements a transimpedance amplifier (TIA) and a non-inverting hystersis
comparator. The TIA will convert the photocurrent into a voltage signal, adding an offset
Voff controlled by a potentiometer. This offset exists in order to regulate the voltage signal
in order to compensate for ambient light, allowing a positioning of the analog output at
an appropriate level for the comparator to respond sensibly. A total capacitance of 1 pF





The RSC converter must operate in constant frequency and duty ratio, such that
the output power (and thus brightness level) can be limited solely by the data modulation.
However, the transmission rate can be changed through a multiplying factor ‘’M’, that
effectively controls the number of high-frequency switching cycles are comprised in a single
data period. A MATLAB code was written in order to alter this data transmission rate
in real time through the UART. The code is an adaptation of a previously existing code
available at the laboratory, and thus, additionally contains an unused feature of duty-ratio
variation as well. This code is shown in Listing 3.1.
Listing 3.1 – MATLAB code for transfer rate variation through UART.
1 function serial_dim_VPPM(M,d)
2 % Initiates serial communication
3 s = serial('COM12', 'BaudRate', 115200);
4 fopen(s)
5 % Hold-and-wait code:
6 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
7 % Plots random image
8 scrsz = get(0,'ScreenSize');
9 f = figure('Position', [.25*scrsz(1) .25*scrsz(2) .25*scrsz(3) .25*scrsz(4)]);
10 polar(2*pi*rand(5,500),rand(5,500));
11 % Waits confirmatory key press:





17 % Stores M and duty into x variable
18 x = ['M = ',num2str(M),', d = ',num2str(d),'%'];
19 % Translate x into single string:
20 x = sprintf('M%03dD%03d',M,d*10);
21 % Send x string to serial:
22 fprintf(s,x);
23 % Stop serial communication
24 disp('------------------------- Fim');
25 stopasync(s); close(s); delete(s); clear s;
Similarly, a MATLAB function was developed in order to transmit data packages to the
microcontroller, as explicit in Listing 3.2. This function loads a preexisting data vector
previously-saved into a ‘.mat’ file, concatenating it with symbols to be interpreted by the
TIVA code.
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Listing 3.2 – MATLAB code for transfering data to TIVA through UART.
1 function DATA_SEND(TRANSFER_TIVA_PORT,TRANSFER_FILE_DATA,ONESHOT);
2 % Initiates serial communication
3 s = serial(TRANSFER_TIVA_PORT, 'BaudRate', 115200);
4 fopen(s)
5 % Load Data from file
6 data = load(TRANSFER_FILE_DATA);
7 DATA = sprintf(num2str(data.transf'));
8 if ONESHOT == 1
9 % Upper case 'S' leads to a hard-stop: one-shot transmission
10 DATA = ['T' DATA 'S']
11 else
12 % Lower case 's' leads to a soft-stop: looped transmission
13 DATA = ['T' DATA 's']
14 end
15 for it=1:max(size(DATA));
16 fprintf(s,DATA(it)); % Send 'DATA' string to serial
17 end
18 % Stop serial communication
19 disp('------------------------- Fim');
20 stopasync(s); close(s); delete(s); clear s;
As can be seen, the philosophy of this communication is to use a single UART
channel to send different types of information, symbolizing the nature of each data by
a letter that will allow for the TIVA code to translate it. For instance, letters ‘M’ and
‘D’ shown in Listing 3.1 indicates for the microcontroller that the information received
are related to the frequency multiplying factor and duty ratio respectively. In Listing 3.2,
the ‘T’ symbol indicates that data to be received is the transmission data. Additionally,
the upper case ‘S’ and lower case ‘s’ symbols indicate whether the microcontroller should
transmit this information a single time or continuously looped. An additional MATLAB
function was developed in order to send a single ‘Z’ symbol to the microcontroller, indicating
that it must clear its transmission data vector by replacing every cell with a zero.
The excerpt of the TIVA code that receives the UART data from MATLAB can be
seen on Appendix B between lines 347 and 451. The interrupt handler UART0IntHandler
detects when the computer is transmitting data to the microcontroller. The first character
is saved in an auxiliary variable that goes through a sorting switch/case logic that deals
with each data accordingly, allowing a single UART channel to be used for several functions.
Among them, the data transmitted is received through the UART as a string starting
with a character ‘T’ and ending with either characters ‘S’ or ‘s’, symbolizing respectively
the begging end end of the package. This data string to be transmitted is then stored in a
variable called DATA_V PPM .
After this data is received, the main section of the code, responsible for the data
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modulation, is set to start. The flag STOP_FLAG is set to zero, allowing the code to
run. At the same time, the interrupts for the PWM and the TIMER modules are enabled.
The whole modulation logic of the code is performed by these two interrupts, while the
infinite loop remains blank. As the desired switching frequency rises, the computational
time spent at each interrupt is increasingly more relevant, and as such, the goal is for the
Interrupt logics to spend the least amount of computational effort as possible.
The TIMER module is set to reset after the equivalent of one transfer period, with
one interrupt at the end of each cycle. The higher-frequency PWM module is set to a
frequency M times higher, with its interrupt at the end of each cycle. At first, the code
initiated with nominal transfer rate (fd = 100 kbps, i.e., M = 5) and lowest available
dimming. This values can be seen in lines 60 and 61 on Listing B.1 at Appendix B. The
resulted logic is based on counting the integer number of high-frequency switching cycles
that occur at a given transfer period.
When sending bit ‘0’, the total of high-frequency PWM pulses transmitted at
the beginning of the transmission period is the total number of cycles times the VLC
dimming, rounding up. On the other hand, the code should round down the number of
high-frequency PWM pulses it should send at the end of the data transfer period when
sending the bit ‘1’. This calculation can be seen on lines 121 and 122 of Listing B.1. The
same calculation is performed whenever there is a change in M of VLC Dimming, as
shown in lines 438 and 439 of Listing B.1.
Data will start being transmitted after the UART detects that information string
has been received, storing it at the DATA_V PPM vector. The TIMER interrupt is
responsible for starting a new bit transfer, by detecting the next-available data (DATA_i =
DATA_V PPM(DATA_POS)) and starting the modulation properly: if the next bit
to be transfered is zero, the VPPM modulation starts in high state (DATA_MOD = 1)
and the PWMs are active. On the other hand, if the next bit to be transfered is one, the
modulation starts in low state (DATA_MOD = 0) the PWMs are deactivated. Note
however that even in low state, the PWM interrupt must continue counting the cycles, and
thus, deactivation is not performed by disabling the PWM module. Instead, deactivation is
performed simply by setting the high-frequency PWM duty ratio to zero. This effectively
deactivates the PWM while allowing its interrupt function to continue working.
As the TIMER Interrupt Handler is responsible for starting the modulation for
each data transfer period, the PWM Interrupt Handler is responsible for changing its state
by counting the amount of integer high-frequency cycles must occur before DATA_MOD
is changed. At the end of each PWM cycle, the interrupt counter increments in one, and
by reaching the number of cycles it must stay at the initial state, it changes accordingly.
The TIMER Interrupt Handler can be read on lines 228 to 267 at Listing B.1,




Listing 3.3 – Demodulation code: data loading and variable initializing.
1 %Demodulador offline
2 close all;clear all;clc;
3 %% Data loaing
4 load_data = 1; %1 for loading new data, 0 for using pre-loaded data (faster)
5 deloc=1; % Manual adjustment
6 tek='0107'; % Oscillocope file number
7 VLC_dim=0.4; % VLC Dimming used experiment
8 fsig = 100e3; % Signal frequency (100kbps or 50 kbps)
9 path = pwd; % path main oscilloscope files:
10 % loads data:
11 if load_data
12 path_sent = [path '\Transf_Data_rand.mat'];
13 path_rec = [path '\dados2\tek', tek, 'ALL.csv'];
14 load(path_sent);
15 data_sent = transf; % .mat data sent to TIVA through UART
16 M = csvread(path_rec,21,0); t=M(:,1);





22 %% Pre-processing of data entry
23 rec_data = rec_data > 1.65; % Regenaration threshold for received data
24 ts = t(2)-t(1); % Oscilloscope sampling period calculation
25 clock = zeros(size(t,1),1); % Initializing clock variable
26 fclk = fsig; % VPPM signal / sampling frequency
27 D = VLC_dim; % Data duty ratio
28 CNT_SAMPLE = round((((1-D)/2)/fclk)/ts);% Sampling position in data period
29 CNT = CNT_SAMPLE+1; % Initializing count above threshold
30 count = zeros(size(t)); % Storing cnt values for plotting
31 NumEdgesInit = 4; % Number of edges before enabling clock
32 rising_edge = 0; % Number of rising edges on singal
33 rec = zeros(1,NumEdgesInit+deloc); % Vetor with demodulated data
34 tdetc = zeros(1,NumEdgesInit+deloc); % Vetor with instants of demodulated data
In order to initiate the clock, a stream of zeros must be received, allowing for the
calculation of the data transfer rate that is used to create a clock of the same frequency. The
amount of expected zeros is described by the ‘NumEdgesInit’ variable. The demodulation
loop highlighted in Listing 3.4 analyses the oscilloscope data chronologically counting the
rising edges and storing the time instant where the clock is initiated in line 44. The clock
in initiated in line 49.
Once the clock is initiated, its own rising edges are detected in line 54, used to
reset the counter ‘ÇNT’. Once this variable increases at every loop (line 65), it represents
essentially a delay between rising edge and sampling instant. Once this variable reaches
de expected delay (calculated in line 28), the sampling can occur.
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Listing 3.4 – Demodulation code: main sampling loop.
35 %% Demodulation Loop
36 for i=2:size(t,1)-1
37 %Detecting rising edges in signal
38 if(rec_data(i+1)==1&&rec_data(i)==0)
39 rising_edge = rising_edge+1;
40 tr = t(i); %storing the time instant where rising edge is detected
41 if (rising_edge==2)
42 first_edge = tr;
43 elseif(rising_edge==NumEdgesInit+1)
44 ti = t(i); % instant where clock is initiated
45 end
46 end
47 % Waits 'NumEgesInit' rising edges before initating clock
48 if(rising_edge>NumEdgesInit)
49 clock(i) = 1*sign(sin(2*pi*fclk*(t(i)-ti))); %calculates clock
50 else
51 clock(i) = 0;
52 end
53 % Detects rising edges of clock singal
54 if(clock(i)==1&&clock(i-1)==-1)
55 CNT = 0; % resets counter
56 end
57 % Sampling procedure
58 if(CNT==CNT_SAMPLE) % Waits for approprate sampling instant
59 rec(length(rec)+1) = ~rec_data(i); % demodulates signal
60 tdetc(length(tdetc)+1) = t(i); % sampling instant
61 if(rec(end)==0 && rec(end-1)==0 && rec(end-2)==0 && rec(end-3)==0)
62 ti = tr; % resets clock after 4 consecutives zeros
63 end
64 end
65 CNT = CNT+1; count(i)=CNT;
66 end
The sampling logic, initiated in line 58, is straightforward: once the sampling
always occurs by detecting the initial value of the signal in each transfer period, it only
requires a value inversion of the sampled value. For the VPPM modulation, when the
pulse is positioned at the beginning of the data transfer period, the sampled value is high,
where the bit transmitted is ‘0’. Likewise, when the pulse is positioned at the end of
the data transfer period it meant he transmitted bit is ‘1’ but the sampled data is low.
Therefore, an inversion of the sampled value correctly represents the transmitted bit.
The work flow of the code is exemplified in Figure 59. The transmitted data
is shown, being initiated with a high number of zeros and followed by a string pseudo-
randomly generated data. The digital output of the receiver is collected by an oscilloscope,
displayed below. As can be seen, the pulse is properly positioned at the beginning of a
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transfer period when transmitting ‘0’ and at the end of a transfer period when transmitting
‘1’. The sampling instant is shown, and the sampling result can be seen as an inversion of
the data read at the sampling instant.
Figure 59 – Demodulation code work flow example.

























































The clock signal is also noted, with the correct frequency calculated and being
properly initiated after ‘NumEdgesInit=4’ data cycles. The counter, initiated beyond
its threshold value ‘CNT_SAMPLE’ in line 28, only enters the sample procedure ini-
tiated in line 57 after is reset in the first rising edge of the clock. Thus, a number of
‘NumEdgesInit+1=5’ bits have been lost before sampling. This data is predicted while
initiating the sampled vector in lines 33 and 34, and can be seen as a Sample Result
outside a sampling instant at t = 0 at the second row of the plot. After the counter is
reset, a sampling instant is flagged whenever the ‘CNT’ variable reaches its threshold. The
final result of the demodulation can be seeing the last row in Figure 59, containing the
‘NumEdgesInit+1=5’ bits ‘0’ missed by the sampling process, but predicted, followed by
the sampled values.
Finally, Listing 3.5 prints the result, automatically detecting the BER and the
error amount and positions.
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Listing 3.5 – Demodulation code: printing results.
67 %% Prints result
68 fprintf('RESULT: BER\r\nBER = %.2f %%
\r\n',100*sum(xor(data_sent,rec(1:length(data_sent))))/length(data_sent));
69 error_positions = find(xor(data_sent,rec(1:length(data_sent))));
70 if(~isempty(error_positions))
71 fprintf('First error at position : %d \r',error_positions(1));
72 fprintf('Total number of errors : %d \r\n',length(error_positions));
73 else
74 fprintf('There were no errors in transmission!\r\n');
75 end
3.5 PARTIAL CONCLUSIONS
This chapter aimed into describing a proposed VLC system operating with a RSC
buck converter and VPPM modulation. Following the circuit description shown in Section
2.1, the element selection was proposed based on the influence of the then simplified output
loop. With the proposed element selection, the turn-on and -off times of the circuit were
accounted, presenting acceptable value in order to justify the exclusion of the auxiliary
VLC output switch.
With the selected components, a prototype was built. Using GaN-FETs as active
switches and Schottky diodes, a prototype operating in 500 kHz was achieved, allowing
up to 100 kbps transfer rates and a density of 1.43 kW/dm3. The PWM was generated
through a TIVA C Series TM4C123G microcontroller, also responsible for modulating
such PWM signal for data transfer in VPPM mode. The codes responsible for UART
communication and data modulation were detailed in this chapter, alongise the code used
for offline demodulation.
It should be noted that VPPM modulation was chosen due to its simplicity in data
transmission, since this modulation does not require a compensation symbol. However,
an unforeseen challenge was presented in the detection and demodulation of such signal,
whose sampling must occur at very specific instants of the data transfer period. A simpler






At first, the converter operation must be validated through experimental results by
analyzing the components waveforms as it is expected by the theoretical analysis presented
in Section 2.2.
The figures presented in this section also contain the PWM signals measured at the
output of the microcontroller for reference, named according to Figure 61. It is important
to note that the isolating circuit presented inverts the signals. Therefore, while the PWM
LOW signal controls the switch S1, that means the switch S1 will be conducting current
whenever the PWM LOW signal is in LOW state, since it was measured at the input of
the isolator and at the output of the microcontroller. Unfortunately, since the voltage
measurements require a change in the reference probe, the PWM signals were often kept
floating, with the exception of the measurement of the active switches which allowed for
proper PWM measurement.
The waveform of the states vCs and iL are shown in Figure 63. The voltage is shown
to present minimum value of 0 V and a maximum value of approximately Vin = 48 V ,
as expected. When the PWM LOW signals siwthces to LOW state, the gate signal at
the S1 switch is HIGH due to the isolator’s inverting characteristics. Thus, the capacitor
starts its charge as expected while the inductor magnetizes and demagnetizes. Since the
charging delay of the capacitor is not enough to demagnetize the inductor completely,
the remaining energy is released with the charged capacitor. The switched capacitor Cs
discharges when the PWM HIGH signal changes to LOW state, which allows the switch
S2 to conduct current, connecting the charged switched capacitor Cs to the output.
The measured waveforms show expected behavior for the states, thus validating the
theoretical analysis. However, non-idealities of the components create small discrepancies,
where the most evident is the negative values of current iL. As analyzed theoretically,
the diodes D1 and D2, reverse biased at this point, would oppose current at the inductor.
However, once the GaN-FETs also present intrinsic diodes, there is a current path that
allows circulation of negative current through the inductor.
Likewise, Figure 64 shows the waveforms of both current and voltage at the active
switch S1, where it is possible to clearly identify the PWM signals. As it is shown, the
S1 switch conducts current when the PWM LOW signal is at LOW state (and thus the
gating signal of S1 is HIGH). At this instant, the current at the switch S1 is the same as
the Inductor current. This current is suddenly interrupted when the switched capacitor Cs
reaches its maximum voltage. When the switch S1 is in blocking stage its current is nearly





When properly aligned, the current waveform at the D1 diode can be more clearly
compared to the inductor current IL and the S1 switch current IS1. Figure 67 displays such
comparison where one can see how the diode and the active switch operate alternatively
in order to supply the inductor current.
Figure 67 – Experimental current comparison between inductor L and active witch S1.
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Source: Author (2020).
The same can be done with the main voltages across the components, as shown in
Figure 68.
Figure 68 – Experimental voltage comparison between switched capacitor VCs, active
switch S1 and diode D1.
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Source: Author (2020).
Finally, the current at the LED load was measured while transmitting the bit ‘0’
continuously, effectivelly allowing for the measurement of the trise and tfall timespan. The
result is shown in Figure 69, where the instantaneous transmitted data is shown alongside






Figure 74 – Efficiency analysis of the power stage for given
switching frequencies (constant output power Po).
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Source: Author (2020).
As shown in Figure 73, the efficiency of the converter is higher at low transmission
rates. Since in both cases the same amount of switching cycles occur per second, this
difference is attributed not to switching losses, but to the spacing between modulation
cycles. For 50 kbps scenario, pulses are grouped together rather than spaced, meaning
that the output capacitor Co is charged less often and the LED is kept biased for more
time. This effect is increased at lower brightness levels, where at the lowest possible,
singular pulses at 50 kpbs are still grouped together at ‘1’-‘0’ crossings, but bit asymmetry
at 100 kbps stops this grouping altogether by having singular pulses only at a certain bit.
This effect can also be perceived at lower brightness levels at the constant power plot in
Figure 74, although such differences are overshadowed likely due to inductor’s core losses,
expected to rise as frequency decreases.
Converter losses are less significant for higher power as the converter reaches effi-
ciencies of up to 85.41% for transmission rates of 100 kbps and up to 85.7% for transmission
rates of 50 kbps. The efficiency levels obtained for the RSC buck converter match efficiency
levels found in literature for the same power level. For instance, (CASTELLANOS et al.,
2017) uses a similar structure on a CMOS LED driver for up to 700 mA, reaching 83.1%
efficiency in nominal operation. In (RENTMEISTER; STAUTH, 2017), a power delivery
of 10 W can be achieved by a 2V : 5A setup or by a 8V : 1.25A setup, with respective
efficiencies of around 85% and 80.0%. Furthermore, the relation between efficiency and
switching frequency was shown to be almost constant at around 77.5% for lower frequencies,
but once again surpassing the 80% mark for nominal switching frequency.
In order to investigate power loss, a power breakdown for the three major compo-
nents has been performed by measuring both current and voltage at a finite and integer
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num of cycles for each component. Figure 75 displays the relative consumption of the
GaN-FETs, diodes and inductor. The measurement was performed with burst mode
disabled. The losses at the individual components were estimated using the waveforms of
the oscilloscope after probe calibration involving deskew, gain and offset correction. Then,
the auxiliary 5 V circuit (containing isolation and driving of the GaN module) had its
quiescent current measured through a multimeter, allowing loss estimation. The auxiliary
circuit was shown to present a fairly significant consumption for the overall load power
in this case (10 W) of around 0.52 W , representing 5% of the nominal power given that
the output power is very low. With this figure, the efficiency considering the auxiliary
driving/isolation circuitry drops from 85.41% to 81.78% for rates of 100 kbps and from
85.7% to 82.04% for transmission rates of 50 kbps when comparing purely with the power
stage of the transmitter.
Figure 75 – Power loss breakdown for the main components
of the RSC converter while (a) considering purely the power
converter and (b) adding the power of the auxiliary circuit.
Source: Author (2020).
It can be noted that the inductor alone is the main loss-causing element, dissipating
nearly the same amount of energy as the two GaN-FETs combined. The use of high-
frequency cores as well as an improved PCB layout with reduced current loops may improve
the converter’s efficiency.
4.6 PARTIAL CONCLUSIONS
In this chapter the results of the experimental tests are displayed and discussed. At
first, the components waveforms were measured, allowing verification with the theoretical
and simulated expectations. The currents were measured using flexible wires as jumpers,
allowing passage at the current probe. The voltages were measured with simple voltage
probes, using the auxiliary spring in order to reduce current loops.
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With the validated waveforms and confirmation of expected operation, the data
transfer was confirmed by transferring a fixed bitstream continuously. Four different levels
of dimming were testes, as well as a dimming step. The measurements were performed
using an oscilloscope, with transmitter and receiver being mutually observed. The converter
and receiver were shown to operate as expected, proving that data transfer with the RSC
buck converter is possible.
The following test validated the efficiency of the data transmitter through BER
evaluation. The data acquisition showed that the data reception and demodulation is
possible with the code described in Chapter 3. Challenges of this test were also presented
in the experimental setup, that required a black plastic to cover the experiment barriers
to reduce light reflection and interference. Additionally, the low power of the LED load
presented limitations on maximum distance of the receiver, that could reach up to around
1.5 m.
The efficiency measurement was shown to be challenging as well, with the input
and output power varying significantly specially for lower output power settings (maximum
dimming). Regardless, an estimation of the efficiency was possible with varying output
power and switching frequency. Additionally, the efficiency breakdown was performed for




In previous decades, LED technology has presented a consistent market penetration
by exceeding previous technologies in luminous efficacy and lifespan, resulting in desirable
financial viability. But beyond lighting purposes, the LEDs controllability and fast dynamic
response have been inspiring new applications for light. Among these new applications
lies the Visible Light Communication field, comprised by the technique of using light at
the visible spectrum for communication purposes.
The increase of the converter slew rate has becoming a requirement for emerging
VLC systems as an alternative to the low efficiency auxiliary switch currently applied
to traditional slow-response converters. The exclusion of this auxiliary switch, however,
introduces load dynamics that must be considered in the converter design.
This work proposes a new switched-capacitor cell as replacement for the previous
switching cell such that, while applied to traditional dc-dc converter topologies, results in
resonant switched-capacitor (RSC) converters with soft-switching semiconductors. The
theoretical waveforms of the RSC forms of the main dc-dc lower-order converters were
analysed in Chapter 2, with the addition of the RSC Flyback converter.
Chapter 3 presented the design of a resonant switched capacitor buck-type converter
in which burst-mode was used to allow VPPM transmission in VLC applications. A design
methodology was proposed for VLC-oriented converters considering output dynamics.
Finally, a prototype was built capable of both data transmission and power processing
of 10 W as described in Chapter 4. The compact prototype, with dimensions of (23mm ·
16mm · 19mm), presented power density of 1.43 kW/dm3. A VLC receptor was also built
in order to evaluate data recognition.
The system has proven VLC applicability with appropriate burst operation as
VPPM transmitter. A simple receiver was able to correctly recognize bits for several
brightness levels. For the distance range where the receiver presented adequate operation,
the obtained BER was null for the number of bits transmitted. This value is in accordance
with literature BER values for VPPM, which can reach between 10−4 and 10−6 for VLC
transmitters employing a series switch (ZHAO; XU; TRESCASES, 2014) (SALMENTO
et al., 2019). More precise BER values can be obtained with larger bitstreams, however
hardware limitations prevented the pursue of such tests.
Finally, a transmission rate of 100 kbps was achieved over a distance of 1 m with
an overall efficiency of 85.4 %.
By presenting an appropriate operation with significant data transfer rate, it is
believed that a proof of concept was achieved, displaying the validity of such circuit for a
cutting-edge application that is VLC. However, being an early and introductory study
on the matter, a comparison with other dual-purpose converters established in literature
112
would not be fair, once they operate at varying transfer rates and power levels, with several
also performing grid connectivity with PFC. Nonetheless, the simplicity of the circuit,
evident by its high power density powered by its small inductance due to the switched
resonant loop displays promise for the RSC converter family.
As a result, more in-depth studies are suggested. Possible branches of study would
naturally present in the experimental testing of the other RSC converters presented in
this work, as well as in the increase of switching frequency, limited in this work by the
microcontroller available. The author believe that not only a higher transmission rate
could be achieved, but also the very efficiency could be positively affected due to the
decrease of inductor core losses. Finally, PFC capability must be investigated, as grid
connectivity would be a significant step for the popularity of such circuit.
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Table 18 – Semiconductor Conditions for RSC boost: stage 5.
State Voltages Currents
S1 Blocking vS1 = Vo iS1 = 0
S2 Conducting vS2 = 0 iS2 = 0
D1 Conducting vD1 = 0 iD1 = iL(t)
D2 Conducting vD2 = 0 iD2 = iL(t)
Source: Author (2020).
The loop equation for this stage is described by (A.27).







= L (s IL(s) − IL(t4)) + Vos (A.27)
With the capacitor completely discharged, its voltage remains zero
vCs(t) = VCs min = 0. (A.28)








Applying the inverse Laplace transform result in the time-domain behavior for the
inductor current as




The resulted waveforms described are shown in Figure 87.
Finally, with the end of the energy at the inductors, its current reaches zero before
the ending of the switching cycle as shown in Figure 88. The time delay between these












In order to ensure the DCM operation the voltage static gain must respect the
constraint 2G−G2 > 0, which results in a design requirement given in (A.38). Additionally,
the boost converter topology inserts an inferior limitation to the static gain:
1 ≤ G < 2. (A.38)
A.1.3.2 Stages 2 and 5
The second stage is characterized by the discharge of the remnant energy on the
inductors. From (A.15) and (A.37) it is known that
iL(t2) = IL(t1) −
Vin − Vo
L
∆t2 = Cs Vin ω0
√
2G − G2 +
Vin − Vo
L
∆t2 = 0. (A.39)
Isolating the time duration of the stage two, it can be found by
∆t2 = t2 − t1 =
1
ω0 (G − 1)
√
2G − G2. (A.40)
A.1.3.3 Requirement for DCM
In order to ensure DCM operation, stage 2 must end before the half period of
the switching frequency, granting the current to reach zero value. Thus, the following
requirement must be noted:







acos (1 − G) +
1
ω0 (G − 1)
√




Solving for the resonant frequency gives
ω0 > 2 fs
(







A.1.4 Average Inductor Current
The average inductor current is found by integrating the current waveform over a
switching cycle. Once the current repeats its exact behavior for half a cycle, the integration













By replacing the inductor current by its respective waveforms in each state yields













Solving the equation above and making use of the relations given by (A.35), (A.37)
and (A.40), the average output current can be simplified as (A.46):





A.1.5 Average Output Current
For the boost converter, the output current is the same as the current at diode D2.







































Solving the equation above and making use of the relations given by (A.35), (A.37)
and (A.40), the average output current can be simplified as (A.49):





Using the output current equation, the output power can be found by




Using the static gain definition stated as Vo = G Vin the output power is given by










fs V 2in G
2
(G − 1). (A.52)
A.1.7 Theoretical Waveforms and Simulated Results
In order to verify the theoretical analysis a simulation can be made, comparing its
result with the theoretical waveform. The load and converter values used in the simulation
are highlighted in Table 20.
131
Table 20 – RSC boost simulation values fos (a) load and (b) converter.
LED Load
Dynamic Resistance rd 6.16 Ω
Threshold Voltage Vt 17.24 V
Nominal Current Is 0.5 A
Output Power PL 10 W
(a)
Source and Converter values
Input Voltage Vin 12 V
Output Voltage Vo 20.662 V
Switching Frequency fs 500 kHz
Output Capacitance Co 470 nF
Switched Capacitance Cs 39 nF
Inductance L 2 µH
(b)
Source: Author (2020).
The evaluation of the state plane shown in Figure 90 yields a precise comparison
between theoretical prediction and simulation result, highlighting specially the lower
voltage of the charged switched capacitor.
Figure 90 – State Plan for the RSC boost converter.



















Thus, the waveform comparison of the RSC boost converter states for each stage
in their respective timespans is shown in Figure 91. As seen, the maximum capacitor
voltage caps slightly below the theoretical prediction due to the presence of the output
loop, which also causes a faster demagnetizing of the inductor in stage 5. The small
difference, however, highlights the consideration as a valid simplification of the circuit for
its concise analysis. Finally, Figure 92 displays the voltage and current waveforms in each
semiconductor switch, with highlighted soft-switching. As can be seen, each semiconductor
operates in both ZCS and ZVS in half the switching points, while still presenting ZCS on
















vCs(t1) = Vin (1 − cos(t1 ω0)) = Vin + Vo. (A.86)
Isolating ∆t1 and considering the defines value of the voltage static gain as G =
Vo/Vin:










acos (−G) . (A.87)
Applying the time duration for stage 1 into (A.62) it is possible to find the inductor
current by the end of such stage which is required as one of the initial conditions for stage
2:







The result is given by (A.89):
IL t1 = Cs Vin ω0
√
1 − G2. (A.89)
In order to ensure the DCM operation the voltage static gain must respect the
constraint 1 − G2 > 0, which results in a design requirement given in (A.90):
G < 1. (A.90)
A.2.3.2 Stages 2 and 5
The second stage is characterized by the discharge of the remnant energy on the
inductors. From (A.67) and (A.89) it is known that
iL(t2) = IL(t1) −
Vo
L
∆t2 = Cs Vin ω0
√
1 − G2 −
Vo
L
∆t2 = 0. (A.91)
Isolating the time duration of the stage two, it can be found by




1 − G2. (A.92)
A.2.3.3 Requirement for DCM
In order to ensure DCM operation, stage 2 must end before the half period of
the switching frequency, granting the current to reach zero value. Thus, the following
requirement must be noted:















Solving for the resonant frequency gives










A.2.4 Average Inductor Current
The average inductor current is found by integrating the current waveform over a
switching cycle. Once the current repeats its exact behavior for half a cycle, the integration



























Solving the equation above and making use of the relations given by (A.87), (A.89)
and (A.92), the average output current can be simplified as (A.98):




A.2.5 Average Output Current
For the buck-boost converter, the output current is the same as the current at
diode D2. Integrating its waveform over a period of time equal to the switching period






































Solving the equation above and making use of the relations given by (A.87), (A.89)
and (A.92), the average output current can be simplified as (A.101):





Using the output current equation, the output power can be found by




Using the static gain definition stated as Vo = G Vin the output power is given by
Po = Cs fs V
2
in (G + 1). (A.103)




fs V 2in (G + 1)
. (A.104)
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A.2.7 Theoretical Waveforms and Simulated Results
In order to verify the theoretical analysis a simulation can be made, comparing its
result with the theoretical waveform. The load and converter values used in the simulation
are highlighted in Table 27.
Table 27 – RSC buck-boost simulation values for (a) load and (b) converter.
LED Load
Dynamic Resistance rd 6.16 Ω
Threshold Voltage Vt 17.24 V
Nominal Current Is 0.5 A
Output Power PL 10 W
(a)
Source and Converter values
Input Voltage Vin 48 V
Output Voltage Vo 20.662 V
Switching Frequency fs 500 kHz
Output Capacitance Co 68 nF
Switched Capacitance Cs 6.8 nF
Inductance L 6.8 µH
(b)
Source: Author (2020).
The evaluation of the state plane shown in Figure 107 yields a precise comparison
between theoretical prediction and simulation result, highlighting specially the slightly
lower current during the discharging stage 4.
Figure 107 – State Plan for the RSC buck-boost converter.



















Thus, the waveform comparison of the RSC buck-boost converter states for each
stage in their respective timespans is shown in Figure 108. In the time domain, only a small
difference can be perceived in stage 5, where the demagnetizing of the inductor happens
somewhat faster then theoretically predicted. Finally, Figure 109 displays the voltage and
current waveforms in each semiconductor switch, with highlighted soft-switching. As can
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A.3 RSC FLYBACK ANALYSIS
The buck-boost topology presents a unique characteristic of interest regarding the
magnetizing element: unlike the buck and boost topologies, where the inductor current is
locked to either the output or input loops respectively, the buck-boost topology is such that
the inductor current alternates between input and output loops depending on the switch
state. This property allows that the input and output loops at the buck-boost converter to
be physically separated by the use of two coupled inductors, creating a galvanic isolation.
This isolation serves many purposes and is greatly appreciated due to safety reasons:
faults occurring at the load are stopped from causing damage in the input of the circuit,
and high voltages from line input are blocked to be directly accessed at the output.
Additionally, the introduction of a transformer provides a new degree of flexibility
for the circuit designer due to the turns ratio a of the transformer. This allows that the
overall static gain G is a result of both duty cycle d and turns-ratio a, giving more freedom
for the designer to choose optimal values of duty cycle.
This section will therefore expand on the RSC buck-boost topology presented
before by adding a transformer as magnetizing element, thus developing an RSC flyback
converter. It is important to highlight, however, that due to the inclusion of the switched
capacitor Cs, this topology is not galvanic isolated as the classic flyback converter.
Variables used exclusively in this section are described in 28. With the intent to
simplify the analysis, the transformer model will be based on an ideal transformer with an
inductor in parallel with the primary coil representing its magnetizing inductance Lmp.






The classic flyback converter is shown on Figure 110 alongside the RSC flyback
converter. The lack of galvanic isolation is made clear by the required physical connection
between primary and secondary of the transformer that allows a closed current path on
















The second stage is characterized by the discharge of the remnant energy on the
inductors. From (A.120) and (A.142) it is known that












∆t2 = 0. (A.144)
Isolating the time duration of the stage two, it can be found by


















Unlike non-isolated topologies, the flyback present asymmetrical current behavior
between the time-periods of a given switching cycle. In order to ensure DCM operation,
both restrictions for each half-period must be met, and therefore stages four and five
must be analyzed accordingly. stage 4 is characterized by the charging of the switched
capacitor, starting with its minimum voltage and ending with its maximum voltage. Using
the (A.128) it is known that
vCs(t4) = Vo + Vin cos(∆t4 ω0) = Vo (1 − a). (A.146)
Isolating ∆t4 and considering the defines value of the voltage static gain as G =
Vo/Vin:
∆t4 = t4 − t3 =
1
ω0
acos (− a G) . (A.147)
Applying the time duration for stage 4 into (A.130) it is possible to find the inductor
current by the end of that stage which is required as one of the initial conditions for stage
5:







The result is given by (A.149):
ILm t4 = Cs Vin ω0
√
1 − (a G)2. (A.149)
In order to ensure the DCM operation the voltage static gain must respect the
constraint 1 − (a G)2 > 0, which results in a design requirement given in (A.150):
a G < 1. (A.150)
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A.3.3.4 Stage 5
The fifth stage is characterized by the discharge of the remnant energy on the
inductors. From (A.135) and (A.149) it is known that
iLm(t5) = ILm(t4) − a
Vo
Lmp
∆t5 = Cs Vin ω0
√
1 − (a G)2 − a
Vo
Lmp
∆t5 = 0. (A.151)
Isolating the time duration of the stage two, it can be found by




1 − (a G)2. (A.152)
A.3.3.5 Static gain relation with turns ratio
The requirement for the static gain in isolated converters differs from its non-
isolated equivalent by the addition of the variable turns ratio ‘a’. In order for the correct
operation of the converter, both requirements given by stages 1 and 4 resulted by (A.143)
and (A.150) respectively must be met. Figure 124 displays both requirements so the static
gain limitation can be visualized by each value of turns-ratio ‘a’. As it is shown, just as
the non-isolated buck-boost topologies, the isolated version is also limited into step-down
applications once the static gain G cannot be above 1.
Figure 124 – Static gain limitations regarding turns-
ratio ‘a’ for the flyback RSC converter
















Furthermore, the turns ratio also presents limitation regarding the operation of the
resonant circuit due to the intrinsic anti-parallel diode on the S2 switch. The expected
operation of the circuit should allow only direct current, yet conditions of reverse current














Solving for the resonant frequency gives
ω0 > 2 fs
(




1 − (a G)2
)
. (A.159)
A.3.4 Average Magnetizing Current
The average current at the magnetizing inductor of the transformer is found by

























































Solving the equation above and making use of the relations given by (A.140),
(A.142), (A.145), (A.147), (A.149) and (A.152) the average output current can be simplified
as (A.162):
ILm = Cs fs Vin
(a G + 1)2
a G
. (A.162)
A.3.5 Average Output Current
For the flyback converter, the output current is the same as the current at diode
D2. Following the operational stages, it can be seen that the output current is null for
stages 1, 3 and 6, where for stages 2 and 5 the output current is the same as the current
at the secondary of the transformer. At stage 4 the output current is the same as the
current at the primary coil. Integrating such waveform over a period of time equal to the

























The currents at the primary and secondary coils of the transformers are described




























Solving the equation above and making use of the relations given by (A.140),
(A.142), (A.145), (A.147), (A.149) and (A.152), the average output current can be simpli-
fied as (A.165):
Io = Cs fs Vin




Using the output current equation, the output power can be found by
Po = Io Vo = Cs fs Vin
a G + 1
G
Vo. (A.166)
Using the static gain definition stated as Vo = G Vin the output power is given by
Po = Cs fs V
2
in (a G + 1). (A.167)




fs V 2in (a G + 1)
. (A.168)
A.3.7 Theoretical Waveforms and Simulated Results
In order to verify the theoretical analysis a simulation can be made, comparing its
result with the theoretical waveform. The load and converter values used in the simulation
are highlighted in Table 35.
Table 35 – RSC flyback simulation values for (a) load and (b) converter.
LED Load
Dynamic Resistance rd 6.16 Ω
Threshold Voltage Vt 17.24 V
Nominal Current Is 0.5 A
Output Power PL 10 W
(a)
Source and Converter values
Input Voltage Vin 48 V
Output Voltage Vo 20.662 V
Switching Frequency fs 500 kHz
Output Capacitance Co 68 nF
Switched Capacitance Cs 7.8 nF
Inductance L 4.7 µH
Transformer Turns-Ratio a 0.8
(b)
Source: Author (2020).
The evaluation of the state plane shown in Figure 126 yields a precise comparison
between theoretical prediction and simulation result, highlighting specially the slightly






The conditions of current and voltage for each semiconductor can be found through
loop and node equations, and are summarized in Table 36.
Table 36 – Semiconductor Conditions for RSC Ćuk: stage 1.
State Voltages Currents
S1 Conducting vS1 = 0 iS1 = iL1(t) + iL2(t)
S2 Blocking vS2 = vCs(t) iS2 = 0
D1 Conducting vD1 = 0 iD1 = iL1(t) + iL2(t)
D2 Blocking vD2 = VC1 − vCs(t) iD2 = 0
Source: Author (2020).
The node and loop equations for this stage are described in time and frequency
domain as (A.174), (A.175) and (A.176).







= L1 (s IL(s) − IL1(t0)) + VCs(s)
(A.174)
vCs(t) = VC1 − L2 ddtiL2(t) − Vo







vCs(t) = iL1(t) + iL2(t)
L−→ s Cs VCs(s) = IL1(s) + IL2(s)
(A.176)
Once multiple state variables are included in the set of equations, a certain effort
must be made in order to isolate each of them. The results are summarized as follows.
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Isolating Switched Capacitor Voltage:




From (A.175) VCs(s) =
Vin + Vo
s
− L2 (s IL2(s) − IL2(t0)) (A.178)



































IL1(s) = Cs s VCs(s) − IL2(s) − Cs VCs(t0)
IL2(s) = Cs s VCs(s) − IL1(s) − Cs VCs(t0)
(A.182)
Using the relation for VCs(s) given by (A.179) and substituting the inductor currents







Applying the inverse Laplace transform, the capacitor voltage on the first stage is
defined at the time domain by
vCs(t) = Vin (1 − cos(t ω0)). (A.184)
On the other hand, using the relation for the current at inductor L1 given by
(A.182) and substituting IL2(s) from (A.181) and VCs(s) from (A.177) in that order, yields










The inverse Laplace transform gives the inductor current in time domain as




Similarly, an equivalent procedure yields the current at the inductor L2 as








sin(t ω0) = Cs ω0 Vin sin(t ω0). (A.188)
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Table 37 – Semiconductor Conditions for RSC Ćuk: stage 2.
State Voltages Currents
S1 Conducting vS1 = 0 iS1 = 0
S2 Blocking vS2 = VC1 − vCs(t) iS2 = 0
D1 Conducting vD1 = 0 iD1 = iL1(t) + iL2(t)
D2 Conducting vD2 = 0 iD2 = iL1(t) + iL2(t)
Source: Author (2020).
The loop equations for this stage are described through (A.190) and (A.191).












L−→ L2 (s IL2(s) − IL2(t0)) = Vos (A.191)
During this stage the switched capacitor remains charged, keeping its voltage
constant as
vCs(t) = VCs max = Vin + Vo. (A.192)
The inductor behavior can be solved separately once the states don’t depend on








Applying the inverse Laplace transform result in the time-domain behavior for the
inductor current as




Similarly, solving (A.191) for IL2(s) yields




Adding both equations gives the value of the equivalent diode current as




The resulted waveforms described are shown in Figure 134.
As oppose to lower-order converter, in higher-order converters DCM operation





Isolating Switched Capacitor Voltage:
From (A.202) VCs(s) = L1 (s IL1(s) − IL1(t3)) + Vos (A.205)
From (A.203) VCs(s) = L2 (s IL2(s) − IL2(t3)) + Vos (A.206)






























IL1(s) = −Cs s VCs(s) − IL2(s) + Cs VCs(t3)
IL2(s) = −Cs s VCs(s) − IL1(s) + Cs VCs(t0)
(A.210)
Using the VCs relation given by (A.207) and substituting the IL1 and IL2 relations










Applying the inverse Laplace transform, the capacitor voltage on the first stage is
defined at the time domain by
vCs(t) = Vo + Vin cos(t ω0). (A.212)
Similarly, using the IL1(s) relation given by (A.210) following by the use of (A.209)










The inverse Laplace transforms gives the inductor current at the time domain as




Using equivalent manipulation, the current for the L2 inductor can be found as








sin(t ω0) = Cs ω0 Vin sin(t ω0). (A.216)
The resulted waveforms described are shown in Figure 138.
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Table 40 – Semiconductor Conditions for RSC Ćuk: stage 5.
State Voltages Currents
S1 Blocking vS1 = VC1 − vCs(t) iS1 = 0
S2 Conducting vS2 = 0 iS2 = 0
D1 Conducting vD1 = 0 iD1 = iL1(t) + iL2(t)
D2 Conducting vD2 = 0 iD2 = iL1(t) + iL2(t)
Source: Author (2020).
The loop equations for this stage are described by (A.218) and (A.219).












L−→ L2 (s IL2(s) − IL2(t0)) = Vos (A.219)
During this stage the switched capacitor Cs remains discharged, keeping its voltage
constant as
vCs(t) = VCs min. (A.220)
The inductor behavior can be solved separately once the states are independent








Applying the inverse Laplace transform result in the time-domain behavior for the
inductor current as




Similarly, solving (A.219) for IL2(s) yields




Adding both equations gives the value of the equivalent diode current as




The resulted waveforms described are shown in Figure 140.
Once again, this stage is characterized by a null equivalent diode current id(t),




A.4.4.1 Stages 1 and 4
Stage 1 is characterized by the charging of the switched capacitor, starting with its
minimum voltage and ending with its maximum voltage. Using (A.184) it is known that
vCs(t1) = Vin (1 − cos(∆t1 ω0)) = Vin + Vo. (A.229)
Isolating ∆t1 and considering the defines value of the voltage static gain as G = Vo/Vin
yields










acos (−G) . (A.230)
Applying the time duration for stage 1 into (A.186) it is possible to find the current
at the L1 inductor by the end of that stage which is required as one of the initial conditions
for stage 2 as
IL1 t1 = IL DCM +
Vin
L1 ω0




1 − G2. (A.231)
Similarly, the current at t = t1 for L2 inductor is given by
IL2 t1 = −IL DCM +
Vin
L2 ω0




1 − G2. (A.232)
And by adding both equations, the equivalent current id(t) at the same instant is




sin(t1 ω0) = Cs ω0 Vin
√
1 − G2. (A.233)
In order to ensure the DCM operation the voltage static gain must respect the
constraint 1 − G2 > 0, which results in a design requirement given in (A.234):
G < 1. (A.234)
A.4.4.2 Stages 2 and 5
The second stage is characterized by the mutual cancellation of the inductor
currents until no current is left to keep the diodes forward biased. Henceforth, for the
higher-order converters this stage is reached not when a given inductor current reaches
zero, but when the sum of the inductor currents does. From (A.196) and (A.233) it is
known that







1 − G2 −
Vo
Le
∆t2 = 0. (A.235)
Isolating the time duration of the stage two, it can be found by




1 − G2. (A.236)
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A.4.5 Requirement for DCM
In order to ensure DCM operation, stage 2 must end before the half period of
the switching frequency, granting the current to reach zero value. Thus, the following
requirement must be noted:















Solving for the resonant frequency gives









A.4.6 Average Equivalent Diode Current
The average inductor current is found by integrating the equivalent diode waveform
over a switching cycle. Once the current repeats its exact behavior for half a cycle, the


























Solving the equation above and making use of the relations given by (A.230) (A.231)
and (A.236), the average output current can be simplified as (A.242):




A.4.7 DCM Current Offset
For the higher-order converters DCM operation does not imply on null current
values for inductors during stage three. This characteristic is due to the capability of the
inductors on storing energy such that the its opposite values of constant current can cancel
each other and are therefore unable to keep the diodes forward biased.
In order to accurately characterize the current on the inductors, this constant
current level of opposite values must be found, which requires an additional steady-state
description of the system (ZHU; LUO; HE, 2008). This new description can be made for
the charge balance of the input capacitor C1 in high-frequency.
As stated, the capacitor C1 is at first considered as a constant-voltage component
which simplifies the calculations while still maintaining certain accuracy given a high
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capacitance value. Still, the voltage at the capacitor is directly affected by the charge
count in each instant which is consequently an integration of the current waveform. Once
the currents at the capacitor C1 are not constant, it can be assumed a high-frequency
voltage change in the capacitor related to the charge differences between stages. Yet, for a
given switching period, it is expected that the initial and final changes of charge can cancel




























During stage 1, the input capacitor current is the opposite to the current at inductor
L2 according to the assigned positive current flow for each component. For every other









































































IL DCMdt = 0.
(A.245)
Solving the equation for IL DCM and using the time steps defined in the previous
section,
IL DCM = Cs Vin fs
G + 1
G
G L1 − L2
L1 + L2
. (A.246)




G L1 − L2
L1 + L2
. (A.247)
A.4.8 Average Output Current
For the Ćuk converter, the output current is the same as the current at inductor
L2 according to the assigned direction of positive current flow. Once the inductor current
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Solving the equation above and making use of the relations given by (A.230),
(A.232) and (A.236), the average output current can be simplified as (A.250):










Using the output current equation, the output power can be found by




Using the static gain definition stated as Vo = G Vin the output power is given by
Po = Cs fs V
2
in (G + 1). (A.253)




fs V 2in (G + 1)
. (A.254)
A.4.10 Theoretical Waveforms and Simulated Results
In order to verify the theoretical analysis a simulation can be made, comparing its
result with the theoretical waveform. The load and converter values used in the simulation
are highlighted in Table 42.
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Table 42 – RSC Ćuk simulation values fos (a) load and (b) converter.
LED Load
Dynamic Resistance rd 6.16 Ω
Threshold Voltage Vt 17.24 V
Nominal Current Is 0.5 A
Output Power PL 10 W
(a)
Source and Converter values
Input Voltage Vin 48 V
Output Voltage Vo 20.662 V
Switching Frequency fs 500 kHz
Input Capacitance C1 470 nF
Output Capacitance Co 68 nF
Switched Capacitance Cs 6.8 nF
Input Inductance L1 12 µH
Output Inductance L2 22 µH
(b)
Source: Author (2020).
The evaluation of the state plane shown in Figure 143 yields a precise comparison
between theoretical prediction and simulation result, where the only apparent difference
lies on a slightly lower value for maximum switched capacitor voltage.
Figure 143 – State Plan for the RSC Ćuk converter.



















Thus, the waveform comparison of the RSC Cuk converter states for each stage in
their respective timespans is shown in Figure 144, following prediction as expected. Finally,
Figure 145 displays the voltage and current waveforms in each semiconductor switch, with
highlighted soft-switching. As can be seen, each semiconductor operates in both ZCS and
ZVS in half the switching points, while still presenting ZCS on the remaining switching




A.5.1 Input capacitor analysis
The low-frequency analysis of the converter allows for the identification of the
constant average voltage at the input capacitor C1. The appropriate loop to consider
contains [Vin − L1 − C1 − L2], with the inductors being considered short-circuits with null
voltage at very low frequency. The voltage at the input capacitor is then given by
VC1 = Vin. (A.255)
A.5.2 Switched capacitor analysis
Once again, the maximum and minimum voltages at the switch capacitor Cs must
be found in order to initiate the time analysis of the circuit. During stage 1, shown in
Figure 148a, the reverse biased diode is D2, which starts conducting when the voltage at
the switching capacitor Cs reaches its maximum value. In that regard, the appropriate
loop to analyze contains [S1 − Cs − D2 − Vo], yielding a diode voltage of
vD2(t) = Vo − vCs(t). (A.256)
Thus, by achieving a voltage of vCs(t) = Vo at the switched capacitor Cs, the diode
D2 becomes forward biased and stops the capacitor from further charging, fixing its voltage
at VCs max = Vo.
In the same way, the stage 4 highlighted in Figure 148a allows for the analysis
of the minimum switched capacitor voltage through the [C1 − S2 − Cs − D1] loop. The
voltage at the reverse biased diode D1 is then given by
vD1(t) = VC1 + vCs(t). (A.257)
Which means that in order to forward bias the diode D1, the switched capacitor
Cs must discharge down to the negative voltage of vCs(t) = −VC1. By applying (A.255),
the maximum and minimum voltage levels at the switched capacitor Cs are given by
VCs max = Vo ; VCs min = −Vin. (A.258)
A.5.3 Circuit Analysis
The first stage is characterized by the charging of the switched capacitor Through












vCs(t0) = VCs min = −Vin
iL1(t0) = IL DCM




Isolating Switched Capacitor Voltage:
From (A.260) VCs(s) = −L1 (s IL1(s) − IL1(t0)) (A.263)
From (A.261) VCs(s) = −L2 (s IL2(s) − IL2(t0)) (A.264)





























IL1(s) = Cs s VCs(s) − IL2(s) − Cs VCs(t0)
IL2(s) = Cs s VCs(s) − IL1(s) − Cs VCs(t0)
(A.268)
Using the relation for VCs(t) given by (A.265) and substituting the inductor currents





Applying the inverse Laplace transform, the capacitor voltage on the first stage is
defined at the time domain by
vCs(t) = −Vin cos(t ω0). (A.270)
On the other hand, using the relation for the current at inductor L1 given by
(A.268) and substituting IL2(s) from (A.267) and VCs(s) from (A.263) in that order, yields










The inverse Laplace transform gives the inductor current at the time domain as




Similarly, an equivalent procedure yields the current at the inductor L2 as








sin(t ω0) = Cs ω0 Vin sin(t ω0). (A.274)
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Table 44 – Semiconductor Conditions for RSC SEPIC: stage 2.
State Voltages Currents
S1 Conducting vS1 = 0 iS1 = 0
S2 Blocking vS2 = VC1 + vCs(t) iS2 = 0
D1 Conducting vD1 = 0 iD1 = iL1(t) + iL2(t)
D2 Conducting vD2 = 0 iD2 = iL1(t) + iL2(t)
Source: Author (2020).
The loop equations for this stage are described by (A.276) and (A.277).




















During this stage the switched capacitor remains charged, keeping its voltage
constant as
vCs(t) = VCs max = Vo. (A.278)
The inductor behavior can be solved separately once the states don’t depend on








Applying the inverse Laplace transform result in the time-domain behavior for the
inductor current as




Similarly, solving (A.277) for IL2(s) yields




Adding both equations gives the value of the equivalent diode current as
























iL2(t) + Vo = VC1 + vCs(t)








vCs(t) = −(iL1(t) + iL2(t))
L−→ Cs (s VCs(s) − VCs(t3)) = −(IL1(s) + IL2(s))
(A.290)
Isolating each of the states for every equation yields the relations described as
follows.
Isolating Switched Capacitor Voltage:
From (A.288) VCs(s) = L1 s IL1(s) +
Vo − Vin
s
− L1 IL1(t3) (A.291)







































IL1(s) = −Cs s VCs(s) − IL2(s) + Cs VCs(t3)
IL2(s) = −Cs s VCs(s) − IL1(s) + Cs VCs(t0)
(A.296)
Using the VCs relation given by (A.293) and substituting the IL1 and IL2 relations










Applying the inverse Laplace transform, the capacitor voltage on the first stage is
defined at the time domain by







A.5.4.2 Stages 2 and 5
The second stage is characterized by the mutual cancellation of the inductor
currents until no current is left to forward bias the diodes. Henceforth, for the higher-order
converters this stage is reached not when a given inductor current reaches zero, but when
the sum of the inductor currents does. From (A.282) and (A.319) it is known that







1 − G2 −
Vo
Le
∆t2 = 0. (A.321)
Isolating the time duration of the stage two, it can be found by




1 − G2. (A.322)
A.5.4.3 Requirement for DCM
In order to ensure DCM operation, stage 2 must end before the half period of
the switching frequency, granting the current to reach zero value. Thus, the following
requirement must be noted:















Solving for the resonant frequency gives









A.5.5 Average Equivalent Diode Current
The average inductor current is found by integrating the equivalent diode waveform
over a switching cycle. Once the current repeats its exact behavior for half a cycle, the


























Solving the equation above and making use of the relations given by (A.316),
(A.319) and (A.322), the average output current can be simplified as (A.328).





A.5.6 DCM Current Offset
For the higher-order converters DCM operation does not imply on null current
values for inductors during stage three. This characteristic is due to the capability of the
inductors on storing energy such that the its opposite values of constant current can cancel
each other and are therefore unable to keep the diodes under forward bias.
In order to accurately characterize the current on the inductors, this constant
current level of opposite values must be found, which requires an additional steady-state
description of the system (ZHU; LUO; HE, 2008). This new description can be made for
the charge balance of the input capacitor C1 in high-frequency.
As stated, the capacitor C1 is at first considered as a constant-voltage component
which simplifies the calculations while still maintaining certain accuracy given a high
capacitance value. Still, the voltage at the capacitor is directly affected by the charge
count in each instant which is consequently an integration of the current waveform. Once
the currents at the capacitor C1 are not constant, it can be assumed a high-frequency
voltage change in the capacitor related to the charge differences between stages. Yet, for a
given switching period, it is expected that the initial and final changes of charge can cancel




























During stage 4, the input capacitor current is the opposite to the current at inductor
L2 according to the assigned positive current flow for each component. For every other









































































IL DCMdt = 0.
(A.331)
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Solving the equation for IL DCM and using the time steps defined in the previous
section yields
IL DCM = Cs Vin fs
G + 1
G
G L1 − L2
L1 + L2
, (A.332)




G L1 − L2
L1 + L2
. (A.333)
A.5.7 Average Output Current
For the SEPIC converter, the output current is the same as the current at diode
D2. Integrating its waveform over a period of time equal to the switching period yields






































Solving the equation above and making use of the relations given by (A.316),
(A.319) and (A.322), the average output current can be simplified as (A.336)





Using the output current equation, the output power can be found by




Using the static gain definition stated as Vo = G Vin the output power is given by
Po = Cs fs V
2
in (G + 1). (A.338)




fs V 2in (G + 1)
. (A.339)
A.5.9 Theoretical Waveforms and Simulated Results
In order to verify the theoretical analysis a simulation can be made, comparing its
result with the theoretical waveform. The load and converter values used in the simulation
are highlighted in Table 49.
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Table 49 – RSC SEPIC simulation values fos (a) load and (b) converter.
LED Load
Dynamic Resistance rd 6.16 Ω
Threshold Voltage Vt 17.24 V
Nominal Current Is 0.5 A
Output Power PL 10 W
(a)
Source and Converter values
Input Voltage Vin 48 V
Output Voltage Vo 20.662 V
Switching Frequency fs 500 kHz
Input Capacitance C1 470 nF
Output Capacitance Co 68 nF
Switched Capacitance Cs 6.8 nF
Input Inductance L1 12 µH
Output Inductance L2 22 µH
(b)
Source: Author (2020).
The evaluation of the state plane shown in Figure 160 yields a precise comparison
between theoretical prediction and simulation result. The presence of the output loop
seems to alter stage 2, adding a dynamics that disallow the expected constant-voltage line.
This dissonance, however, seems sufficiently small.
Figure 160 – State Plan for the RSC SEPIC converter.




















The waveform comparison of the RSC SEPIC converter states for each stage in their
respective timespans is shown in Figure 161, following prediction as expected except by the
inductor demagnetizing of state 5, that occurs faster than expected. The previous noticed
dissonance on the maximum switched capacitor voltage is shown to be imperceptible in
the time domain analysis.
Finally, Figure 162 displays the voltage and current waveforms in each semiconduc-
tor switch, with highlighted soft-switching. As can be seen, each semiconductor operates
in both ZCS and ZVS in half the switching points, while still presenting ZCS on the




A.6.1 Input capacitor analysis
In order to begin the circuit analysis, the voltage across the input capacitor C1
must be determined by approximating it to a constant value. This simplification is valid if
considered a high enough input capacitance that reduces the resonant frequency between
this capacitor and the other reactive elements of the circuit. Thus, a low-frequency
analysis of the circuit yields this average constant value for the VC1 voltage through the
loop [L1 − C1 − L2 − Vo]. By considering the inductances as short-circuits of null average
voltages (an implication of the low-frequency analysis) the voltage at the input capacitor
is given by
VC1 = Vo. (A.340)
A.6.2 Switched capacitor analysis
With the voltage at input capacitor C1 known, the respective loops can be analyzed
in order to determine maximum and minimum voltages at switched capacitor Cs. The
maximum voltage is the one required to forward bias the blocking diode at stage 1,
displayed ad 165a. The appropriate loop to analyze contains [Vin − S1 − Cs − D2], yielding
a diode D2 voltage of
vD2(t) = Vin − vCs(t). (A.341)
The maximum possible voltage at the switched capacitor Cs is then determined as
VCs max = Vin, the required voltage to allow conduction at diode D2, stopping the switched
capacitor Cs of further charging.
Similarly, Figure 165d displays stage 4, where the [Cs − S2 − C1 − D1] loop defines
the minimum voltage at the switched capacitor Cs required to allow the reverse biased
diode D1 to start conducting. The voltage at the D1 diode is then given by
vD1(t) = VC1 + vCs(t). (A.342)
Once again, in order to allow conduction at the D1 diode, the switched capacitor
Cs must discharge down to the negative value of VC1, nulling it in the voltage loop. Having
known the input capacitor voltage VC1 from (A.340), the maximum and minimum voltages
at the switched capacitor can be summarized as
VCs max = Vin ; VCs min = −Vo. (A.343)
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Time Domain Frequency Domain









+ L1 (s IL(s) − IL1(t0))
(A.345)











vCs(t) = iL1(t) + iL2(t)
L−→ Cs (s VCs(s) − VCs(t0)) = IL1(s) + IL2(s)
(A.347)
Isolating each of the states for every equation yields the relations described as
follows.
Isolating Switched Capacitor Voltage:
From (A.345) VCs(s) = −L1 (s IL1(s) − IL1(t0)) + Vin−VC1s (A.348)
From (A.346) VCs(s) = −L2 (s IL2(s) − IL2(t0)) + Vin−Vos (A.349)
































IL1(s) = Cs (s VCs(s) − VCs(t0)) − IL2(s)
IL2(s) = Cs (s VCs(s) − VCs(t0)) − IL1(s)
(A.353)
Using the relation for VCs(t) given by (A.348) and substituting the inductor currents










Applying the inverse Laplace transform, the capacitor voltage on the first stage is
defined at the time domain by
vCs(t) = Vin (1 − cos(t ω0)) − Vo. (A.355)
On the other hand, using the relation for the current at inductor L1 given by
(A.353) and substituting IL2(s) from (A.352) and VCs(s) from (A.348) in that order, yields





















L−→ VCs(s) = L1 (s IL1(s) − IL1(t3))
(A.373)
vCs(t) = −VC1 + L2 ddtiL2(t) + Vo







vCs(t) = −(iL1(t) + iL2(t))
L−→ Cs (s VCs(s) − VCs(t3)) = −(IL1(s) + IL2(s))
(A.375)
Isolating each of the states for every equation yields the relations described as
follows.
Isolating Switched Capacitor Voltage:
From (A.373) VCs(s) = L1 (s IL1(s) − IL1(t3)) (A.376)
From (A.374) VCs(s) = L2 (s IL2(s) − IL2(t3)) + Vo−VC1s (A.377)




























IL1(s) = −Cs s VCs(s) − IL2(s) + Cs VCs(t3)
IL2(s) = −Cs s VCs(s) − IL1(s) + Cs VCs(t0)
(A.381)
Using the VCs relation given by (A.378) and substituting the IL1 and IL2 relations





Applying the inverse Laplace transform, the capacitor voltage on the first stage is
defined at the time domain by
vCs(t) = Vin cos(t ω0). (A.383)
Similarly, using the IL1(s) relation given by (A.353) following by the use of relations
















A.6.4.2 Stages 2 and 5
The second stage is characterized by the discharge of the remnant energy on the
inductors until no current is left to forward bias the diodes. For the higher-order converters
this stage is reached not when a given inductor current reaches zero, but when the sum of
the inductor currents does. From (A.367) and (A.404) it is known that







1 − G2 −
Vo
Le
∆t2 = 0. (A.406)
Isolating the time duration of the stage two, it can be found by




1 − G2. (A.407)
A.6.4.3 Requirement for DCM
In order to ensure DCM operation, stage 2 must end before the half period of
the switching frequency, granting the current to reach zero value. Thus, the following
requirement















Solving for the resonant frequency gives









A.6.5 Average Equivalent Diode Current
The average inductor current is found by integrating the equivalent diode waveform
over a switching cycle. Once the current repeats its exact behavior for half a cycle, the


























Solving the equation above and making use of the relations given by (A.401),
(A.404) and (A.407), the average output current can be simplified as (A.413):





A.6.6 DCM Current Offset
For the higher-order converters DCM operation does not imply on null current
values for inductors during stage three. This characteristic is due to the capability of the
inductors on storing energy such that the its opposite values of constant current can cancel
each other and are therefore unable to keep the diodes forward biased.
In order to accurately characterize the current on the inductors, this constant
current level of opposite values must be found, which requires an additional steady-state
description of the system (ZHU; LUO; HE, 2008). This new description can be achieved
through the charge balance of the input capacitor C1 in high-frequency.
As stated, the capacitor C1 is at first considered as a constant-voltage component
which simplifies the calculations while still maintaining certain accuracy given a high
capacitance value. Still, the voltage at the capacitor is directly affected by the charge
count in each instant which is consequently an integration of the current waveform. Once
the currents at the capacitor C1 are not constant, it can be assumed a high-frequency
voltage change in the capacitor related to the charge differences between stages. Yet, for a
given switching period, it is expected that the initial and final changes of charge can cancel




























During stage 4, the input capacitor current is the opposite to the current at inductor
L2 according to the assigned positive current flow for each component. For every other









































































IL DCMdt = 0.
(A.416)
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Solving the equation for IL DCM and using the time steps defined in the previous
section, results in
IL DCM = Cs Vin fs
G + 1
G
G L1 − L2
L1 + L2
, (A.417)




G L1 − L2
L1 + L2
. (A.418)
A.6.7 Average Output Current
For the Ćuk converter, the output current is the current at inductor L2. Once the
inductor current repeats itself after the first switching period, the integration can be made




































Solving the equation above and making use of the relations given by (A.401) (A.403)
and (A.407), the average output current can be simplified as (A.421):










Using the output current equation, the output power can be found by




Using the static gain definition stated as Vo = G Vin the output power is given by
Po = Cs fs V
2
in (G + 1). (A.424)




fs V 2in (G + 1)
. (A.425)
228
A.6.9 Theoretical Waveforms and Simulated Results
In order to verify the theoretical analysis a simulation can be made, comparing its
result with the theoretical waveform. The load and converter values used in the simulation
are highlighted in Table 56.
Table 56 – RSC Zeta simulation values for (a) load and (b) converter.
LED Load
Dynamic Resistance rd 6.16 Ω
Threshold Voltage Vt 17.24 V
Nominal Current Is 0.5 A
Output Power PL 10 W
(a)
Source and Converter values
Input Voltage Vin 48 V
Output Voltage Vo 20.662 V
Switching Frequency fs 500 kHz
Input Capacitance C1 470 nF
Output Capacitance Co 68 nF
Switched Capacitance Cs 6.8 nF
Input Inductance L1 12 µH
Output Inductance L2 22 µH
(b)
Source: Author (2020).
The evaluation of the state plane shown in Figure 177 yields a precise comparison
between theoretical prediction and simulation result, with the stages occurring as expected.
Figure 177 – State Plan for the RSC Zeta converter.




















Thus, the waveform comparison of the RSC Zeta converter states for each stage in
their respective timespans is shown in Figure 178, following prediction without noticeable
differences. Finally, Figure 179 displays the voltage and current waveforms in each
semiconductor switch, with highlighted soft-switching. As can be seen, each semiconductor
operates in both ZCS and ZVS in half the switching points, while still presenting ZCS on




APPENDIX B – TIVA CODE
Listing B.1 – TIVA code for VPPM data moduling.
1 /* --------------------------------------------------------------------- */
2 // Includes




















23 /* --------------------------------------------------------------------- */
24 // Defines
25 /* --------------------------------------------------------------------- */
26 #define M0GEN0_FREQ 500000 //Freq (Hz) Module 0 Gen 0
27 #define M0PWM0_DUTY 0.50f //Duty (pu) Module 0 Gen 0 M0PWM0
28 #define DT_R 1 //Dead-time in clk tcks, rise
29 #define DT_F 1 //idem, fall
30 #define CLKTCK 12.5f //Clock period, system, ns
31
32 #define FMIN 10000 //Min freq, Hz
33 #define FMAX 40000000 //Max freq, Hz
34 #define DMIN 0.05f //Min d, pu
35 #define DMAX 0.95f //Max d, pu
36




40 /* --------------------------------------------------------------------- */
41 // Variables definition
42 /* --------------------------------------------------------------------- */
43 void ClearUART(uint32_t ui32Base);
44 float DUTY = M0PWM0_DUTY;
45 uint32_t FREQ = M0GEN0_FREQ;
46
47 int32_t aux=0; //Auxiliary variable
48 uint32_t i=0, it=0, it2=0, ii=0, setD=0, setM=0, setT=0; //Index variables
49 int32_t UART[4]; //Uart buffer
50 //Time variables, in clock ticks:
51 uint32_t M0GEN0_PERIOD; //Period, M0 Gen 0
52 uint32_t M0PWM0_PWIDTH; //Pulse width M0PWM0
53 uint32_t DT; //Deadtime
54 // Timer Variables for PWM Data Modulation
55 uint32_t TIMER0_PERIOD, TIMER0_FREQ; //Period and Freq, Timer 0
56 int32_t DATA_MOD=1; // Data Signal Modulation
57 int32_t DATA_SIZE_RECEIVED;
58 char DATA_VPPM[DATA_SIZE];
59 int32_t RECEIVED_FLAG=0,DATA_POS=0, STOP_FLAG=0, LOOP=0, DATA_i;
60 int32_t M = 5; // M = 5 -> fdata = 100kbps || M = 10 -> fdata = 50kbps
61 float VLC_DIM = 0.20; // Dim due to VPPM modulation
62 // Variables for Dimming Calculations
63 int32_t S_PERIOD_NS, D_PERIOD_NS; // Switching and Data periods in ns
64 int32_t T_DIM_NORM, T_DIM_COMP;
65 float N_CYC_TOT;
66 int N_CYC_0, N_CYC_1, CYC_i=0, FIRST_PWM=1;
67
68 /* --------------------------------------------------------------------- */
69 // The error routine that is called if the driver library encounters an error.
70 /* --------------------------------------------------------------------- */
71 #ifdef DEBUG
72 void










82 int main(void) {
83 /* ---------------------------------------------------------------- */
84 // MCU settings
85 /* ---------------------------------------------------------------- */
86 //Enable System clock at 80 Mhz with a PLL, with crystal 16Mhz
87 //(PLL = 200 MHz, Clock = PLL/div)
88 SysCtlClockSet(SYSCTL_SYSDIV_2_5 | SYSCTL_USE_PLL | SYSCTL_XTAL_16MHZ |
SYSCTL_OSC_MAIN);
89
90 /* ---------------------------------------------------------------- */
91 // Enable FPU
92 FPUEnable();




97 /* ---------------------------------------------------------------- */
98 // Enable CPU interrupts
99 IntMasterEnable();
100
101 /* ---------------------------------------------------------------- */
102 // Variables definition
103 /* ---------------------------------------------------------------- */
104 //Time variables, first calculation, in clock ticks:
105 M0GEN0_PERIOD = (SysCtlClockGet()/M0GEN0_FREQ); //Period, M0 Gen 0
106 M0GEN0_PERIOD = M0GEN0_PERIOD-0;
107 M0PWM0_PWIDTH = M0GEN0_PERIOD*M0PWM0_DUTY; //Pulse width M0PWM0
108 //Time Variables for TIMER
109 TIMER0_PERIOD = M0GEN0_PERIOD*M;
110 TIMER0_FREQ = M0GEN0_FREQ/(M);
111
112 S_PERIOD_NS = 1000000000*(float)M0GEN0_PERIOD/SysCtlClockGet();
113 D_PERIOD_NS = 1000000000*(float)TIMER0_PERIOD/SysCtlClockGet();
114
115 //Calculation of tonn and toff (ticks)
116 T_DIM_NORM = (VLC_DIM)*TIMER0_PERIOD - M0GEN0_PERIOD*0.5;
117 T_DIM_COMP = (1-VLC_DIM)*TIMER0_PERIOD - M0GEN0_PERIOD*0.5;
118 //Number of high-freq periods during onn and off times
119 N_CYC_TOT = TIMER0_PERIOD/M0GEN0_PERIOD;
120 N_CYC_0 = N_CYC_TOT*VLC_DIM + 0.5; //Number of HF periods when sending 0
121 N_CYC_1 = N_CYC_TOT*VLC_DIM; //Number of HF periods when sending 1
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122
123 /* ---------------------------------------------------------------- */
124 //PWM Module 0 Gen 0 Configure - M0PWM0 @ PB6 & PB7
125 /* ---------------------------------------------------------------- */
126 SysCtlPWMClockSet(SYSCTL_PWMDIV_1); //Clock PWM = 80 MHz, div = 1
127 SysCtlPeripheralEnable(SYSCTL_PERIPH_PWM0); //Enable PWM Module 0
128 SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOB); //Enable GPIO B
129
130 // PWM Config
131 PWMGenConfigure(PWM0_BASE,PWM_GEN_0,PWM_GEN_MODE_UP_DOWN |
PWM_GEN_MODE_NO_SYNC); //Gen 0 = Up/Down, No Sync
132 PWMGenPeriodSet(PWM0_BASE,PWM_GEN_0,M0GEN0_PERIOD); //Gen 0
frequency/period set
133 PWMDeadBandEnable(PWM0_BASE,PWM_GEN_0,DT_R,DT_F); //Config dead-band
(rise, fall) on Module 0 Gen 0
134 PWMOutputInvert(PWM0_BASE,PWM_OUT_0_BIT | PWM_OUT_1_BIT,true); //Enable
active-low mode
135 PWMOutputState(PWM0_BASE,PWM_OUT_0_BIT | PWM_OUT_1_BIT,true); //Enable
M0PWM0 & M0PWM1 bits
136
137 // GPIO Config
138 GPIOPinConfigure(GPIO_PB6_M0PWM0); //Map Port B Pin 6 to M0PWM0
139 GPIOPinConfigure(GPIO_PB7_M0PWM1); //Map Port B Pin 7 to M0PWM1
140 GPIOPinTypePWM(GPIO_PORTB_BASE,GPIO_PIN_6 | GPIO_PIN_7); //Set PB6 & PB7
as PWM
141 GPIOPadConfigSet(GPIO_PORTB_BASE,GPIO_PIN_6 |
GPIO_PIN_7,GPIO_STRENGTH_2MA,GPIO_PIN_TYPE_STD); //Set PB6 Pad as
push-pull
142
143 // PWM Enable
144 PWMPulseWidthSet(PWM0_BASE,PWM_OUT_0,M0PWM0_PWIDTH); //M0PWM0 duty set
145 PWMGenEnable(PWM0_BASE,PWM_GEN_0); //Enable Module 0 Gen 0
146
147 //GPIO Enable
148 GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_3); //Config PB3 as outupt
149 GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_2); //Config PB2 as outupt
150 GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_2, GPIO_STRENGTH_8MA,
GPIO_PIN_TYPE_STD_WPD);





154 /* ---------------------------------------------------------------- */
155 //GPIOF Configure, w/ RLED @ PF1, BLED @ PF2, GLED @ PF3, SW1 @ PF4
156 /* ---------------------------------------------------------------- */
157 SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOF); //Enable GPIO F
158 GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_1 | GPIO_PIN_2); //Config
PF1 & PF2 as output (PF1 = RLED, PF2 = BLED)
159 GPIOPinTypeGPIOInput(GPIO_PORTF_BASE, GPIO_PIN_4); //Config PF4 as input
(PF4 = SW1)
160 GPIOPadConfigSet(GPIO_PORTF_BASE, GPIO_PIN_4, GPIO_STRENGTH_2MA,
GPIO_PIN_TYPE_STD_WPU); //Config pad as weak pull up
161 IntEnable(INT_GPIOF); //Enable GPIOF interrupts
162 GPIOIntEnable(GPIO_PORTF_BASE, GPIO_INT_PIN_4); //Config interrupt @ PF4
163 GPIOIntTypeSet(GPIO_PORTF_BASE, GPIO_PIN_4, GPIO_FALLING_EDGE); //Config
as falling-edge detection
164 GPIOIntRegister(GPIO_PORTF_BASE, GPIOFIntHandler); //
165
166 GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_3);
167 GPIOPadConfigSet(GPIO_PORTF_BASE, GPIO_PIN_3, GPIO_STRENGTH_8MA,
GPIO_PIN_TYPE_STD_WPD);
168
169 /* ---------------------------------------------------------------- */
170 //UART0 Configure
171 /* ---------------------------------------------------------------- */
172 SysCtlPeripheralEnable(SYSCTL_PERIPH_UART0); //Enable UART0
173 SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOA); //Enable GPIO A (U0TX = PA0;
U0RX = PA1)
174
175 GPIOPinConfigure(GPIO_PA0_U0RX); //Map Port A Pin 0 to UART0 - RX
176 GPIOPinConfigure(GPIO_PA1_U0TX); //Map Port A Pin 1 to UART0 - TX
177 GPIOPinTypeUART(GPIO_PORTA_BASE, GPIO_PIN_0 | GPIO_PIN_1); //Set PA0 &
PA1 as UART
178
179 // UART 0: 115200 bauds, 80 MHz clock, 8 bits (word length), 1 stop bit,
no parity
180 UARTConfigSetExpClk(UART0_BASE,SysCtlClockGet(),115200,(UART_CONFIG_WLEN_8
| UART_CONFIG_STOP_ONE | UART_CONFIG_PAR_NONE));
181 IntEnable(INT_UART0); //Enable UART0 interrupts
182 UARTIntEnable(UART0_BASE, UART_INT_RX | UART_INT_RT); //Config interrupts
from UART0 at RX and TX
183
184 UARTStdioInit(0); //tem q adicionar o uartstdio.c igual ao q tem aqui
no arquivo (velocidade certa)
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185
186 /* ---------------------------------------------------------------- */
187 //TIMER Module Interrupt Config
188 /* ---------------------------------------------------------------- */
189 SysCtlPeripheralEnable(SYSCTL_PERIPH_TIMER0);
190 TimerConfigure(TIMER0_BASE, TIMER_CFG_PERIODIC); // Config Timer
191 TimerIntEnable(TIMER0_BASE, TIMER_TIMA_TIMEOUT); // Config Int Timer
(TIMEOUT)
192 TimerIntRegister(TIMER0_BASE, TIMER_A, TIMER0AIntHandler);
193 IntEnable(INT_TIMER0A); // Enable Int Timer
194 TimerLoadSet(TIMER0_BASE, TIMER_A, TIMER0_PERIOD); // Sets Interrupt LOAD
195 TimerEnable(TIMER0_BASE, TIMER_A); // Enables Interrupt Timer
196
197 /* ---------------------------------------------------------------- */
198 //PWM Pulse Counter: Config PWM Interruption
199 /* ---------------------------------------------------------------- */
200 PWMGenIntRegister(PWM0_BASE, PWM_GEN_0, PWM0Gen0IntHandler);
201 PWMIntEnable(PWM0_BASE, PWM_INT_GEN_0); // Configs PWM Interrupt
202 IntEnable(INT_PWM0_0); // Enables PWM Interrupt
203 PWMGenIntTrigEnable(PWM0_BASE, PWM_GEN_0, PWM_INT_CNT_LOAD);
204
205 /* ---------------------------------------------------------------- */
206 // INITIALIZATION OF PROGRAM
207 /* ---------------------------------------------------------------- */
208 GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_1, 0xff); //Turn on the LED
209 SysCtlDelay((10000000/CLKTCK)/3); //Delay, in ns
210 GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_1, 0x00); //Turn off the LED
211
212 ClearUART(UART0_BASE);




217 /* ---------------------------------------------------------------- */
218 // Functions and interrupt handlers
219 /* ---------------------------------------------------------------- */
220 // Clear UART Function







227 // TIMER Interrupt Handler
228 void TIMER0AIntHandler(void) {
229 TimerIntClear(TIMER0_BASE, TIMER_TIMA_TIMEOUT); // Clears Int
230





236 DATA_i = DATA_VPPM[DATA_POS]; // Stores next bit to transmit
237 if (DATA_i == 0) { // @ bit 0, VPPM initiates in high state (d_PWM = .5)
238 PWMPulseWidthSet(PWM0_BASE,PWM_OUT_0,M0PWM0_PWIDTH);
239 GPIOPinWrite(GPIO_PORTB_BASE,GPIO_PIN_3,0x00);
240 DATA_MOD = 1;




245 else if (DATA_i == 1) { // @ bit 1, VPPM initiates in low state (d_PWM = 0)
246 PWMPulseWidthSet(PWM0_BASE,PWM_OUT_0,0);
247 GPIOPinWrite(GPIO_PORTB_BASE,GPIO_PIN_3,0xFF);
248 DATA_MOD = 0;





254 if (DATA_POS == DATA_SIZE) { // End of Package
255 DATA_POS = 0; STOP_FLAG=1; DATA_MOD=0;
256 GPIOPinWrite(GPIO_PORTB_BASE,GPIO_PIN_3,0x00);
257 GPIOPinWrite(GPIO_PORTF_BASE,GPIO_PIN_3,0x00);











268 // PWM Interrupt Handler
269 void PWM0Gen0IntHandler(void)
270 {
271 PWMGenIntClear(PWM0_BASE, PWM_GEN_0, PWM_INT_CNT_LOAD); // Clears Int
272
273 if (FIRST_PWM==1)






280 CYC_i++; // High-frequency PWM cycles counter
281 // Counts the number of cycles the output must remain enabled.
282 if (DATA_MOD == 1 ) {
283 if (DATA_i == 0 && CYC_i == N_CYC_0) {
284 PWMPulseWidthSet(PWM0_BASE,PWM_OUT_0,0);
285 DATA_MOD = 0;
286 CYC_i = 0;
287 GPIOPinWrite(GPIO_PORTF_BASE,GPIO_PIN_3,0x00);
288 }
289 else if (DATA_i == 1 && CYC_i == N_CYC_1) {
290 PWMPulseWidthSet(PWM0_BASE,PWM_OUT_0,0);
291 DATA_MOD = 0;




296 // Counts the number of cycles the output must remain disabled.
297 if (DATA_MOD == 0 && CYC_i > 0) {
298 if (DATA_i == 1 && CYC_i == (M - N_CYC_1)) {
299 PWMPulseWidthSet(PWM0_BASE,PWM_OUT_0,M0PWM0_PWIDTH);
300 DATA_MOD = 1;




305 //N_CYC_0 is the ammount of high-frequency cycles the PWM will be ON while
sending the bit '0' at the beggining of the data period.
306 //N_CYC_1 is the ammount of high-frequency cycles the PWM will be ON while










315 ui32Status = GPIOIntStatus(GPIO_PORTF_BASE, true); //Get interrupt status
316 GPIOIntClear(GPIO_PORTF_BASE, ui32Status); //Clear the asserted interrupt
317
318 if((ui32Status & GPIO_INT_PIN_4) == GPIO_INT_PIN_4) //Check if there was
indeed button press @ PF4
319 {
320 pinRead = GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_4); //Read pin value
321 if(pinRead == 0) //Check if button was pressed and unbounced
322 {
323 GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_2, 0xff); //Turn on the BLED
324
325 // Reset initial values for fs and D:
326 M0GEN0_PERIOD = (SysCtlClockGet()/M0GEN0_FREQ);
327 M0PWM0_PWIDTH = M0GEN0_PERIOD*M0PWM0_DUTY;
328
329 PWMGenPeriodSet(PWM0_BASE,PWM_GEN_0,M0GEN0_PERIOD); //Gen 0
frequency/period set
330 PWMPulseWidthSet(PWM0_BASE,PWM_OUT_0,M0PWM0_PWIDTH); //M0PWM0 duty
set
331 PWMDeadBandEnable(PWM0_BASE,PWM_GEN_0,0,0); //Config dead-band
(rise, fall) on Module 0 Gen 0
332
333 UARTprintf("Programa reinicializado com fs = 500 kHz, D = 0.5, sem
dead-time\n\r"); //Initialization message
334
335 GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_2, 0x00); //Turn off the BLED
336 }










346 // UART Interrupt Handler
347 void UART0IntHandler(void) {
348 uint32_t ui32Status;
349 ui32Status = UARTIntStatus(UART0_BASE, true); //Get the interrupt status
350 UARTIntClear(UART0_BASE, ui32Status); //Clear the asserted interrupt
351 char var=0;
352
353 //Loop while there are characters in the receive FIFO
354 while(UARTCharsAvail(UART0_BASE) && DATA_SIZE_RECEIVED==0) {
355 GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_1, 0xff); //Turn on the RLED to
show a character transfer is occuring
356 if (!aux) { // Detects code received
357 aux = UARTCharGet(UART0_BASE);
358 }
359 switch (aux) {












372 case 'T': // Detects information package to be received
373 DATA_SIZE_RECEIVED=1;
374 STOP_FLAG=0;
375 PWMIntEnable(PWM0_BASE, PWM_INT_GEN_0); // Enable interrupts
376 TimerIntEnable(TIMER0_BASE, TIMER_TIMA_TIMEOUT);
377 break;
378 case 'M': // Receiving Multiplying factor in the format M000
379 for (i = 0; i < 3; ++i) {
380 UART[i] = UARTCharGetNonBlocking(UART0_BASE);
381 }
382 M = ((UART[0] - '0')*100 + (UART[1] - '0')*10 + (UART[2] - '0'));
383 UART[2] = UART[1] = UART[0] = 0; // clears vars
384 aux = 0; i = 0; setM = 1;
385 break;
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386 case 'D': { //Receiving duty cycle in the format D000, 000 is duty in
% (00,0%)
387 for (i = 0; i < 3; ++i) {
388 UART[i] = UARTCharGetNonBlocking(UART0_BASE);
389 }
390 VLC_DIM = ((UART[0] - '0')*100 + (UART[1] - '0')*10 + (UART[2] -
'0'))*0.001f; //Duty cycle conversion from % to absolute
391 if (VLC_DIM > DMAX)
392 VLC_DIM = DMAX;
393 if (VLC_DIM < DMIN)
394 VLC_DIM = DMIN;
395 UART[2] = UART[1] = UART[0] = 0; // clears vars






402 // If 'T' was received, this condition reads the data to follow:




407 RECEIVED_FLAG = 0;
408 UARTCharGet(UART0_BASE);
409 while(1) { //Adds bit to DATA_VOOM until stop symbol is found ('s' or
'S')
410 var = UARTCharGet(UART0_BASE);
411 UARTCharGet(UART0_BASE);














425 if (setM & setD) { //Only set M and D if both are required to change
426 //Time Variables for TIMER
427 TIMER0_PERIOD = M0GEN0_PERIOD*M;
428 TIMER0_FREQ = M0GEN0_FREQ/(M);
429
430 S_PERIOD_NS = 1000000000*(float)M0GEN0_PERIOD/SysCtlClockGet();
431 D_PERIOD_NS = 1000000000*(float)TIMER0_PERIOD/SysCtlClockGet();
432
433 T_DIM_NORM = (VLC_DIM)*TIMER0_PERIOD - M0GEN0_PERIOD*0.5;
434 T_DIM_COMP = (1-VLC_DIM)*TIMER0_PERIOD - M0GEN0_PERIOD*0.5;
435
436 N_CYC_TOT = TIMER0_PERIOD/M0GEN0_PERIOD;
437 N_CYC_0 = N_CYC_TOT*VLC_DIM + 0.5;
438 N_CYC_1 = N_CYC_TOT*VLC_DIM;
439
440 TimerLoadSet(TIMER0_BASE, TIMER_A, TIMER0_PERIOD);
441 TimerEnable(TIMER0_BASE, TIMER_A);
442




447 DATA_POS = 0; it=0; i=0; ii=0; aux = 0;
448 DATA_SIZE_RECEIVED=0;
449 GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_1, 0x00); //Turn off the RLED
450 }
